FPGA implementation of short word-length algorithms by Thakkar, D
FPGA Implementation of Short
Word-Length Algorithms
A Thesis Submitted in Fulfillment of the Requirements
for the Degree of Master of Engineering (Research)
Darshan Suresh Thakkar
Master of Microelectronics Engineering
and
Bachelor of Instrumentation Engineering
School of Electrical and Computer Engineering
Science, Engineering and Technology Portfolio
RMIT University
March 2008
c© Copyright by Darshan Suresh Thakkar 2008
All Rights Reserved
Declaration
I certify that except where due acknowledgement has been made, the work is
that of the author alone; the work has not been submitted previously, in whole
or in part, to qualify for any other academic award; the content of the thesis is
the result of work which has been carried out since the official commencement
date of the approved research program; and, any editorial work, paid or unpaid,
carried out by a third party is acknowledged.
Darshan Suresh Thakkar
March 2008
i
This dissertation is dedicated to my Family
Acknowledgements
Firstly, I would like to thank GOD Almighty for giving me the opportunity
to pursue my dreams. I want to take this opportunity to thank my father
(Suresh), my mother (Ramila), brother (Manan) and my extended paternal
(Thakkar) and maternal (Sejpal) families, whose financial and emotional sup-
port has made this dissertation possible. I am also grateful to my partner
Rupa Ramanathan for proof reading my work, offering her love and support,
and her parents for their help and advice.
This project would not have been possible without the vision, encourage-
ment and expertise of my supervisor, philosopher and mentor, Associate Pro-
fessor Dr. Zahir Hussain. I would like to appreciate the technical contributions
and guidance of my second supervisor, Dr. Amin Sadik. I am grateful to Dr.
Paul Beckett, my project consultant, for his motivation and directions. A spe-
cial thanks to Mr. Geoffrey Lethbridge for his insightful inputs. Finally, I
would like to thank all technical and non-technical staff at RMIT University.
iii
Publications and Presentations
Below are the publications and presentations in conjunction with the author’s
Masters’ candidacy:
Refereed Conference Publications
1. D. S. Thakkar, G. Lethbridge, T. Targownik, A. Ling, A. Z. Sadik, P.
Beckett, and Z. M. Hussain, "An FPGA based Class-D Amplifier Us-
ing Short Word-length," in IEEE Australasian Telecommunication and
Networking Conference (ATNAC) 2007, Christchurch, New Zealand,
2-6 Dec 2007.
2. D. S. Thakkar, A. Z. Sadik, and Z. M. Hussain, "Reconfigurable Imple-
mentation of a Sigma-Delta Based Audio Amplifier," in Digital Signal
Processing Creative Design Contest (DSPCD-2007), Southern Taiwan
University of Technology (STUT) University, Tainan, Taiwan, 16 Nov
2007.
In both the publications, the author’s contribution extends to designing
and testing of the FPGA components.
Internal Reports
1. D. S. Thakkar, T. H. Shah, and Z. M. Hussain, "A Guide to FPGA
Design flow using Xilinx Integrated Synthesis Environment," SECE,
RMIT University, Melbourne, Australia, 2006.
iv
Publications and Presentations v
Presentations
1. D. S. Thakkar, "Implementation of Short Word-Length Algorithms us-
ing SoPC design methodologies," SECE Postgraduate Conference 2007,
RMIT University, Melbourne, Australia, 25 Sept. 2007.
Keywords
Audio Amplifiers, Class-D, FPGA, Sigma-Delta Modulation, Short Word-
Length, VHDL.
vi
Preface
The VLSI implementation of any Digital Signal Processing system on sili-
con mainly suffers from inefficient chip area utilization and poor speeds of
operation. Multi-bit multipliers, which are the largest and slowest of the im-
plemented blocks, are primarily responsible for these drawbacks. SWL (Short
Word-Length) system design approach has recently emerged as a possible al-
ternative for multi-bit systems, mainly offering advantages such as efficient
chip area utilization, higher speeds of operation and lower costs. Although it
is a non-trivial task to derive the SWL equivalent of any system, it has been
shown that the effort is worth pursuing.
Recent research in VLSI technology has made the implementation of many
systems on integrated circuits possible. Class-D Amplifiers, which need high
speed gate driver chips and MOSFETs, have reaped the benefits of the ability
of silicon devices to operate at higher frequencies. Despite being the most effi-
cient amplifier topologies, Class-D Amplifiers are probably not the best choice
for high fidelity audio systems as they tend to introduce unacceptable distor-
tion levels.
The design proposed in this thesis aims to reduce the distortion in Class-D
Amplifier output at the cost of increased complexity in the implementation.
The thesis is focussed on the DSP components of the unique design. State-of-
the-art FPGAs have been used as the implementation platform for these sys-
vii
Preface viii
tems due to advantages such as abundant logic resources, ease of programming
and re-configurability. The results demonstrate advantages of SWL processing
systems in terms of efficient hardware utilization. I hope that this work will
help researchers in the fields of audio amplifiers and SWL systems and inspire
further research in these fields.
Darshan Suresh Thakkar
Melbourne, Australia
March 2008
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Abstract
S hort Word-Length refers to single-bit, two-bit or ternary processing sys-tems. SWL systems use Sigma-Delta Modulation (Σ∆M) technique to
express an analogue or multi-bit input signal in terms of a high frequency
single-bit stream. In Σ∆M, the input signal is coarsely quantized into a single-
bit representation by sampling it at a much higher rate than twice the maxi-
mum input frequency viz. the Nyquist rate. This single-bit representation is
almost exclusively filtered to remove conversion quantization noise and sam-
ple decimated to the Nyquist frequency in preparation for traditional signal
processing. SWL algorithms have a huge potential in a variety of applications
as they offer many advantages as compared to multi-bit approaches. Features
of SWL include efficient hardware implementation, increased flexibility and
massive cost savings.
Field Programmable Gate Arrays (FPGAs) are SRAM/FLASH based inte-
grated circuits that can be programmed and re-programmed by the end user.
FPGAs are made up of arrays of logic gates, routing channels and I/O blocks.
State-of-the-art FPGAs include features such as Advanced Clock Management,
Dedicated Multipliers, DSP Slices, High Speed I/O and Embedded Micropro-
cessors. A System-on-Programmable-Chip (SoPC) design approach uses some
or all the aforementioned resources to create a complete processing system on
the device itself, ensuring maximum silicon area utilization and higher speed
by eliminating inter-chip communication overheads.
xix
Abstract xx
This dissertation focuses on the application of SWL processing systems in
audio Class-D Amplifiers and aims to prove the claims of efficient hardware
implementation and higher speeds of operation. The analog Class-D Ampli-
fier is analyzed and an SWL equivalent of the system is derived by replacing
the analogue components with DSP functions wherever possible. The SWL
Class-D Amplifier is implemented on an FPGA, the standard emulation plat-
form, using VHSIC Hardware Description Languages (VHDL). The approach
is taken a step forward by adding re-configurability and media selectivity and
proposing Σ∆M adaptivity to improve performance.
Two papers have been published during this candidature.
Chapter 1
Introduction
Recent trends in Very Large Scale Integration technology have seen the speed
and processing power of integrated circuits increase manifold. The semicon-
ductor industry’s obedience of Moore’s law, which states that the number of
transistors that can be inexpensively placed on an integrated circuit is in-
creasing exponentially, doubling approximately every two years [1], has led to
smaller and faster silicon devices. These devices have made possible the im-
plementation of many complex algorithms.
The Class-D Amplifier is one such non-trivial system which needs very
high speed switching drivers and MOSFETs to achieve the desired operation.
However, the absence of these components in the past has resulted in Class-D
systems being considered too expensive and tedious to implement [4]. With
the new generation of silicon devices leading to many commercial applications
of the Class-D amplifier (including personal and home audio systems), there
is constant effort to improve the design and implementation methodologies of
these amplifiers ([6, 7, 11, 12, 13] to name a few), with the hope of improving
the overall performance of the commercial systems.
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1.1 PWM for Class-D Amplifiers
Class-D Amplifier use PWM (Pulse Width Modulation) as the preferred mod-
ulation technique as it achieves minimal noise due to its low pulse switching
frequency [4]. Despite this, PWM has not been considered suitable for high-
end audio applications due to its inability to provide a high in-band (audio)
signal-to-noise ratio (SNR). In the last two decades, Σ∆ Modulation has been
presented as an alternative approach to the PWM technique [2].
In Σ∆M, the input signal is oversampled (many times greater than Nyquist
rate) and coarsely quantized to single-bit. The output of the Σ∆M is a high
rate bitstream (-1, +1) which can be decimated and filtered to extract a good
approximation to the input [2]. Basic (First-Order) Σ∆M has not been con-
sidered competitive for audio applications because of its higher output pulse
rate which results in additional noise. However, higher order Σ∆ modulators
have shown that this noise can be further pushed out of the (audio) band of
interest [18, 19, 20, 21], making them an attractive choice for high-end audio
applications.
1.2 Thesis Objectives
The technological advances in VLSI systems and the ever shrinking feature
sizes of the transistor [1] have resulted in higher efficiency in hardware imple-
mentation of DSP systems. However, there is still plenty of scope for improving
performance and reducing cost of the final products by optimizing system im-
plementations.
This thesis is focussed on proposing an of implementation of a Class-D Am-
plifier employed in audio systems using SWL techniques. The main objective
of this thesis is to derive an equivalent of an analogue system using SWL tech-
niques. The derived system is expressed using VHDL and implemented on an
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FPGA. The implemented system is analyzed using MATLAB and Modelsim.
1.2.1 Research Questions
The proposed Masters program aims to answer the following questions:
1. Is it possible to reduce distortion in high efficiency Class-D amplifiers
using SWL techniques?
Although Class-D Amplifiers offer very high efficiency, they are not
ubiquitous because of their higher distortion levels.
2. Can SWL DSP systems be designed to perform or approximate the
functions of an existing analog system?
Although, it is impossible to replace every component of an analogue
system with a digital equivalent, the challenge is to decide what can be
replaced.
3. Can FPGAs be used as implementation platforms for the SWL systems?
SWL systems have single-bit or two-bit words, whereas the resources
on FPGAs are designed to suit multi-bit system implementation.
4. How can the implemented SWL system tested ?
The most significant issue in approximation of an analogue system using
SWL techniques is to test it for equivalence.
5. Can SWL system implementation completely eliminate the need of
multi-bit multipliers ?
SWL systems claim to be more efficient in hardware implementation
than traditional multi-bit systems as they do not use multi-bit multi-
pliers.
1.2.2 Research Aims
The specific objectives arising from these questions have been addressed. These
can be summarized as follows:
1. Designing an SWL systems to approximate an existing analogue system.
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2. Investigating the performance of the designed SWL sytems with respect
to the analogue system.
3. Implementing the designed SWL system on an FPGA based emulation
platform.
4. Examining the claims of SWL systems viz. efficient chip area utilization,
ease of implementation and lower costs.
5. Analyzing the stability, signal-to-noise ratio and fidelity of the imple-
mented systems.
1.3 Original Contributions
This thesis makes an original contribution to the body of signal processing
knowledge in the area of SWL system implementation.
The main contributions of this dissertation are summarized below:
1. Designing a new SWL processing system.
2. Implementing the new SWL system on an FPGA.
(1) and (2) led to a publication in IEEE ATNAC 2007.
3. A re-configurable implementation of the designed SWL system that can
cater to a number of existing audio formats.
4. Suggesting an adaptive implementation for better performance in terms
of audio fidelity.
(3) and (4) led to a publication in IEEE DSP Creative Design Contest
2007.
1.4 Thesis Organization
This thesis consists of seven chapters as follows:
Chapter 2: Literature Review of Class-D Amplifiers and SWL Sys-
tems
Chapter 1. Introduction 5
The concepts of analogue Class-D Amplifiers and basics of SWL algorithms
are reviewed. This is followed by a survey of current trends, architectures and
implementation strategies in these areas of research.
Chapter 3: The SWL Class-D Amplifier
An SWL architecture equivalent to the traditional Class-D amplifier is
presented. DSP components of the architecture are discussed in detail.
Chapter 4: FPGA Implementation of the SWL Class-D Amplifier
In this chapter, the proposed SWL equivalent of the traditional Class-
D amplifier is implemented. The use of multi-bit multipliters is completely
eliminated, truly optimizing the SWL system implementation.
Chapter 5: Performance Analysis of the SWL Class-D Amplifier
systems
A unique strategy to test and perform a comprehensive analysis of the
designed system is implemented.
Chapter 6: The Re-Configurable SWL Class-D Amplifier
A re-configurable architecture of the SWL Class-D system that takes ad-
vantage of the programmble platform viz. FPGAs and caters to existing com-
mercial media formats.
Chapter 7: Conclusions and Future Work
This chapter summarizes the main conclusions of this dissertation and
presents possible future directions.
Chapter 2
Literature Review of Class-D Amplifiers
and SWL Algorithms
2.1 Introduction
The chapter discusses the Class-D Amplifier operation in detail. Some of the
current work in Class-D Amplifier implementation techniques is then surveyed.
The Σ∆ Modulator is then introduced as it is the basic building block of
all SWL systems. Finally, three amplifier topologies related to the proposed
amplifier are discussed.
2.2 The Class-D Amplifier
Class-D Amplifiers was introduced to the market in the 1950s. They were de-
signed to have a higher power efficiency as compared to other classes of power
amplifier (e.g. A, B, C, AB). Due to their high efficiency, they instantly be-
came popular in car audio systems as sub-amplifiers for driving sub-woofers.
However, due to unavailability of high speed components, their applications
remained limited to low frequency audio systems. Recent advances in VLSI
technology have made fabrication of high speed MOSFETs and gate driver
ICs possible, leading to Class-D amplifiers becoming more popular in personal
audio systems.
6
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2.2.1 Principle of Operation
In a Class-D Amplifier, the input signal is modulated using a train of pulses.
PWM is the preferred modulation technique as it provides low distortion. In
PWM, the width of the pulses is proportional to the instantaneous amplitude
of the signal. Other techniques such as Pulse Proportion Modulation, Pulse
Density Modulation and Σ∆ Modulation can also be employed. The carrier
pulse frequency ranges from 50 KHz to 1 MHz (generally about 10-20 times the
maximum input frequency) [4]. The output of the modulation stage contains
the pulse frequency and its harmonics, which are removed by a passive Low
Pass Filter (LPF). The filtered signal is the final amplified output.
The output of the pulse modulation stage is used to drive to a pair of push-
pull transistors. These transistors, switched at the pulse frequency, connect
the output alternately to each supply rail. This leads to the high frequency
signal being amplified by the output transistors. This amplified signal is fil-
tered out by a LPF that integrates it to produces amplifier output.
The high efficiency of Class-D Amplifiers is in the operation of the output
power transistors. Each transistor is operated as a switch i.e it is either ON
(in hard saturation) or OFF. When the transistor is OFF, the current flowing
through is almost zero. When the transistor is ON, the resistance offered is
very small (0¯.5 Ω), ideally zero. The low ON resistance and hence low I2 ×R
losses, increase the efficiency of the Amplifier. Hence, Class-D systems require
less power from the power supply and smaller or no heat sinks. The loading on
the power transformer is also reduced by a substantial amount, allowing the
use of a smaller transformer for the same power output. These are important
advantages in portable battery-powered equipment, typically, personal audio
systems. [3]
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2.2.2 Half Bridge Class-D Amplifiers
Error
Amplifier
Triangular
Wave
Generator
Comp Dead Time 
Level
Shift
Feedback
Figure 2.1: PWM Class-D Amplifier with FET output stage and LC filter.
Figure 2.1 shows the basic block diagram for a Half Bridge Class-D Am-
plifier, with the waveforms at each stage. This circuit uses feedback from the
output of the half-bridge to help compensate for variations in the bus voltages.
Let us assume that the input signal is a standard audio line level signal, which
is a sinusoidal with a frequency typically ranging from 20 Hz to 20 KHz. This
signal is compared with a high frequency triangle or sawtooth waveform to
create the PWM signal as seen in Figure 2.2. This PWM signal is then used
to drive the power stage, creating the amplified digital signal, and finally a low
pass filter is applied to the signal to filter out the PWM carrier frequency and
retrieve the sinusoidal audio signal (also seen in Figure 2.2). [5]
We can compare the Class-D Amplifiers with Linear Amplifiers such as
Class-AB in order to understand the basic features of a Class-D Amplifier. The
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Switching 
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Figure 2.2: Pulse Width Modulation and Demodulation
primary difference between Linear and Class-D Amplifiers is the efficiency. The
Linear Amplifiers are very inefficient at about 50% typically for a Class-AB
Amplifier, whereas a Class-D Amplifier is much more efficient, with values in
the order of 90% in practical designs. The gain of a Linear Amplifier is constant
irrespective of bus voltage variations. However with Class-D Amplifiers, the
gain is proportional to the bus voltage. This means that the Supply Voltage
Rejection Ratio (SVRR) of a Class-D Amplifier is 0 dB, whereas the SVRR
of a linear amplifier is very good. It is common in Class-D Amplifiers to use
feedback to compensate for the bus voltage variations. [5]
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2.3 Current Class-D Amplifier Implementations
There is currently a growing body of work relating to digital audio power
amplification. In the bid to reduce distortion in Class-D Amplifiers, many
algorithms have been proposed and implemented. Three implementations are
considered similar in approach to the design proposed in this thesis. The next
section is a brief description of those systems.
2.3.1 An FPGA based Class-D Amplifier using Sliding
Mode Control Theory
An FPGA-based Class-D Amplifier for audio applications shown in Figure 2.3
[6] employs a DSP processor coupled with an FPGA and an ADC to digitally
control the operation of a Class-D Amplifier. A PC passes values from a digital
audio file to the digital signal processor chip. The DSP processor takes the
values in to a buffer and then releases the bits of information at the sampling
rate to the FPGA. If required, additional filtering can also be performed in
the DSP Processor. [6]
A digital PWM control signal proportional to the input signal is generated
in the FPGA. This signal is then fed to the h-bridge power converter. The h-
bridge output is filtered (to remove the pulse carrier frequency) and delivered
to a speaker load. The load waveform is then digitized with a fast ADC which
passes these values back to FPGA for processing in the digital control loop
with the incoming reference waveform. The sliding mode control theory uses
state feedback proposed in [7] and the digitized version of the algorithm can be
found in [8]. The aim of the design is to retain the audio signal in the digital
chain till the very last stage of the amplifier [6]. This approach is also adopted
in the thesis.
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Figure 2.3: Sliding Mode Control Theory based Class-D Amplifier
2.3.2 A Self Oscillating Analog Class-D Amplifier
The Class-D Amplifier shown in Figure 2.4 [24] is designed for an analog audio
input. The self oscillating type PWM modulator uses an analog version of a
second order Σ∆M with a Class-D switching stage inside the loop. The self
oscillating modulator ceases to operate if the correct sequence is interrupted
(such as an output MOSFET fails), thus providing a fail-safe operation. A
high speed, high voltage gate driver IC [10] is used to interface the amplifier
with the output power MOSFETs, followed by the LPF and Speaker.
Protection circuit is incorporated for sensing voltage, current, DC and ther-
mal faults and switches the MOSFETs off to protect the speaker. As the design
proposed in [24] is a tested and proven design, a similar architecture is used in
the design (for digital audio input), with a similar gate driver IC.
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Figure 2.4: Block Diagram of an Analog Class-D Amplifier
2.3.3 An Σ∆M Based PWM Class-D Amplifier
A block diagram of a typical digital PWM amplifier using Σ∆ Modulation is
illustrated in Figure 2.8. The example used here is for a high quality audio
power amplifier, but the principle can be applied more generally. The input is
CD quality while the PWM converter has only 6 bits of resolution. The experi-
mental results showed that a Fifth Order Σ∆ Modulator with an oversampling
ratio of 27 and 4-bit PWM resolution is needed to extend the unchanged QSNR
band to 20.18 KHz, which is the audio spectrum. This observation can be ex-
tended to the proposed SWL Class-D Amplifier, which uses a Σ∆ Modulator
with a harsher quantization of single-bit. In order to compensate for this, the
oversampling rate can be increased to 64, due to the ability of the FPGA to
operate at high speeds. [11]
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Figure 2.5: Block Diagram of Σ∆M controlled PWM Class-D Audio Amplifier.
2.3.4 Alternative Modulation Techniques for Class-D Am-
plifiers
As shown in [24], [6] and [11], PWM is generally used in Class-D Amplifiers.
Alternative modulation techniques to PWM have been proposed for Class-D
Amplifiers. A compensation technique was proposed to generate high quality
AC mains that required extra supplement power processor is proposed in [12].
A new non-linear control technique that has one-cycle response is presented in
[13], although it is more suitable for analog controller.
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On the other hand, Phase Shift Modulation (PSM) strategy is commonly
used in full-bridge converters to achieve Zero Voltage Switching (ZVS). The
phase-shifted PWM offers fixed switching frequency and lower switching losses
[14]. A modified symmetrical PSM was proposed to make the phase angle of
the output voltage independent to the line and load variations [15]. A control
technique combining a self oscillating and PSM was proposed in [16] to reduce
the range of frequency variation necessary for obtaining ZVS in the resonant
converters. In [17], two modulation strategies - modified phase shift modula-
tion (MPSM) and modified pulse width modulation (MPWM) - are proposed
to achieve the goal of soft switching for Class-D Amplifier.
All the aforementioned strategies use PWM in some or the other form as
the as the final format to drive the output switches. However, the fundamental
period of the pulses generated by PWM can be quite small (less than 2 us ).
At these frequencies of around 400-500 KHz, the pulse width resolution i.e.
the number of distinctly different pulse widths, can be severely inhibited by
the power switching output hardware. The effective resolution of these PWM
stages tends to be 8 bits or less, which is insufficient for many applications,
quality audio amplifiers being one example. [11]
The approach proposed here eliminates dynamic range limitations of PWM
and promises to offer better QSNR in the band of interest. It uses high order
Σ∆ Modulators in combination with oversampling that shapes most of the
conversion noise out of audio band to achieve high fidelity and SNR, replacing
PWM. The next sections describe Σ∆Modulators, their noise shaping abilities
and a few stable high order Σ∆ Modulator architectures.
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2.4 Σ∆ Modulators
Σ∆ Modulators are becoming a standard high-resolution data conversion el-
ement [20]. These data converters have several advantages over conventional
Nyquist-rate converters, including insensitivity to manufacturing variations
and high linearity in audio range [21]. This makes them the most popular
data conversion elements in the low frequency range of the market.
2.4.1 Σ∆M Operation
An Σ∆ Modulator is shown in Figure 2.6. Σ∆ Modulators convert multi-bit
signals to single-bit resolution with little or no loss of dynamic range. The
input signal is sampled at a rate many times higher than the Nyquist rate.
This phenomenon is referred to as oversampling. Since the conversion from
multi-bit to single-bit involves harsh quantization, oversampling compensates
by trading off loss of resolution in amplitude with the increased resolution in
time [21]. Σ∆ Modulators form the foundation of Short-WordLength digital
processing systems as they are able to represent multi-bit signals in single-
bit formats and can be easily used to reproduce the original multi-bit signal
[22, 23, 9, 26].
Oversampling reduces the in-band quantization noise by increasing the
sampling frequency. If the signal is modulated at 2 fs from fs, the quanti-
zation noise spread over the frequency range -fs/2 to fs/2 is now spread over
a larger frequency range -fs to fs, reducing the noise power spectral density
to half the previous value. This implies that oversampling reduces the in-band
noise by 3dB for every doubling of sampling frequency [21, 27].
Σ∆ modulators provide a relatively small bandwidth in comparison to the
sampling frequency. Due to noise shaping characteristics, significant quanti-
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Figure 2.6: Block diagram of the Basic First Order Σ∆ Modulator.
zation noise reduction in the band of interest is possible. This is evident as
Σ∆ modulators are operated with oversampling ratios ranging from 32 to 256.
There are many different architectures and orders of Σ∆ modulators, a sum-
mary of which can be found in [2] and [21].
The single-bit quantizer used in Σ∆ Modulators has only two possible out-
puts viz. +1 and -1. It has a superior linearity qualities as compared to
multi-bit quantizers, but the harsh quantization leads to extremely large levels
of quantization noise [21, 18]. In order to minimize the in-band quantization
noise, negative feedback is employed. The negative feedback also provides
some insensitivity to manufacturing imperfections within ADCs unlike tradi-
tional multi-bit ADCs [21, 18, 19]. However, non-linear structures (single-bit
quantizer) with negative feedback are very complicated to design and further
analyse for stability. In general, as the order of the Σ∆ Modulator increases,
it offers better in-band SNR. However, modulators of higher orders employing
negative feedback are more complicated and considered inherently unstable
[28].
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2.4.2 Noise Shaping Characteristics of Σ∆M
Σ∆M design can be significantly simplified by adopting a linear model of the
quantizer [21, 18, 19]. This linearization includes replacing the quantizer with
an additive white gaussian noise source. This white noise model introduces the
quantization error signal en and adds this to the quantizer input. The output
is then considered an approximation of the input signal as shown in Figure 2.7.
+i [n]
e[n]
s [n ]
Quantizer
Figure 2.7: Linear approximation of a Quantizer.
The system in Figure 2.6 can be described in z-domain as [29]:
Y (z) =
H(z)
1 +H(z)
X(z) +
1
1 +H(z)
E(z) (2.1)
where X(z), Y(z), H(z) and E(z) represent input, output, loop filter and quan-
tization error respectively.
The Signal Transfer Function (STF) and Noise Transfer Function (NTF)
can be given as:
STF =
H(z)
1 +H(z)
(2.2)
NTF =
1
1 +H(z)
(2.3)
From equation 2.3, it is clear that the quantization error is E(z) is spectrally
filtered. In order to illustrate this spectral filtering, consider the first order
Σ∆M with the linearized model for the quantizer.
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The loop filter H(z) for the first order Σ∆M is an integrator, as shown in
the linear model of the first order Σ∆M shown in Figure 2.6. It is given by:
H(z) =
1
1 + z−1
(2.4)
Using equation 2.4 in equation 2.1 and 2.2 , we get,
STF1st = 1 (2.5)
NTF1st = 1− z−1 (2.6)
where 1− z−1 is a high pass filter [21].
From the first-order SDM transfer functions, it can be seen that the input
signal is passed through the system unaffected. However, the quantization
noise of the modulator is high pass filtered. This is referred to as the noise-
shaping charaterisitcs of the modulator, implying that if the input signal is in
the audio frequency range, the single-bit output will have very low quantization
error. Typically, this noise-shaped single-bit output is sample decimated to
the Nyquist frequency producing a PCM signal, which is fed to the push-pull
output stage of a Class-D Amplifier as shown in previous subsection.
2.4.3 Effects of Σ∆M Order and Oversampling Ratio on
Noise Shaping
To understand the relation between the in-band SNR, oversampling ratio and
the order of Σ∆ Modulator, we can start with the linear model of a first order
Σ∆M as shown in Figure 2.8 [30]. We can start with the noise power for a
Nyquist rate PCM quantizer. If V is the maximum quantized output value, N
is the number of bits used to represent the digital output, and ∆ represents the
quantization step (i.e.,∆ = 2V/(2N − 1)), the power of en, which is Additive
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White Gaussian Noise (AWGN) in nature, is given by [2]:
σ2e =
∆2
12
∼=
(
2V
2N
)2
/12 (2.7)
If the signal is treated as a zero mean random process and its power σ2p,
then the signal to quantization noise ratio is:
SNR = 10 log
(
σ2p
σ2e
)
= 10 log
(
σ2p
V2
)
+ 4.77 + 6.02(dB) (2.8)
When the PCM signal is oversampled at a rate much higher than Nyquist
rate, the noise σ2eb in the band of interest, fB, is given by
σ2eb =
σ2e
(osr)
(2.9)
where osr = fs/(2fB).
As some of the noise power is located outside of the signal band, the max-
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imum achievable SNR in dB is then:
SNR = 10 log
(
σ2p
σ2eb
)
= 10 log(σ2p)− 10 log(σ2e) + 10 log (osr) (dB)
Taking the oversampling ratio as power-of-2 values, i.e., osr = 2λ, we obtain
SNR = 10 log(σ2p)− 10 log(σ2e ) + 3.01λ(dB) (2.10)
implying that for every doubling of the oversampling ratio, i.e., for every in-
crement in λ, the SNR improves by about 3 dB.
The output of the first-order Σ∆ Modulator shown in Figure 2.6 can be
given by
yn = xn−1 + en − en−1 (2.11)
Now, considering the Σ∆M case, the in-band noise power at the output of
a first-order Σ∆ Modulator [2] is
σ2eb = σ
2
e
pi2
3
(
1
osr
)3
(dB) (2.12)
Thus, the SNR in dB for osr=2λ is
SNR = 10 log(σ2p)− 10 log(σ2e)− 10 log
(
pi2
3
)
+9.03λ (dB) (2.13)
Hence, for every doubling of the oversampling ratio, i.e., for every increment
in λ, the SNR improves by 9 dB.
Adopting the same approach, the ideal formula of in-band SNR for an M th
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-order Σ∆ Modulator is given as
SNR = 10 log(σ2p)− 10 log(σ2e)− 10 log
(
pi2M
2M + 1
)
+(20M + 10) log(osr) (dB) (2.14)
which implies that the in-band quantization noise is reduced by 3(2M +1) dB
for every doubling of the osr [31].
2.4.4 The Fifth Order Σ∆ Modulator
The Second Order Σ∆ Modulator is the most popular in data conversion and
audio applications as it is stable and has a good SNR in the audio frequency
range. However, it does not meet the standards required in most high end au-
dio applications in terms of distortion levels. As higher than second order Σ∆
Modulators are inherently unstable [32], different techniques have been sug-
gested to stabilize them. Multi-Stage Noise Shaping Σ∆ Modulation (MASH)
architecture proposed by [33] and its variations have been the most popular for
designing high order stable modulators. A novel architecture is presented in
[34] and later modified by [29] to combine feedback and feedforward techniques
to design higher order modulators.
Table 2.1: The Fifth-Order Σ∆ Modulator Co-efficients.
Co-efficient Value
a1 0.001
a2 0.0015
a3 0.0017
b1 547
b2 244
b3 62.2
b4 7.1
b5 1
However the proposed SWL Class-D Amplifier uses the Fifth Order Σ∆
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Figure 2.9: The Fifth Order Σ∆M.
Modulator topology proposed in [35], [36] and [37] due to its proven stability,
good SNR characteristics and simplicity of architecture. The design shown in
Figure 2.9 uses feed-forward and leaky feedback to stabilize the modulator.
The output from stages 2, 4 and 5 is fedback via a1, a2 and a3. As the feed-
back is leaky, the values of a1, a2 and a3 are in the range of 0.001 [35],[36],
[37] as shown in Table 2.1. The output of the modulator is the weighted sum
of the outputs of each Σ∆ stage. The output co-efficients b1, b2, b3, b4, and b5
determine the contribution of the corresponding stage to the overall output.
In order to ensure that the modulator is never driven into saturation, the
output of stage 2 is compared with a fixed reference to determine whether it
would drive the proceeding stages into saturation. If the output of stage 2 is
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greater than twice the maximum input value (or less than twice the minimum
input value), the integrators in stages 3, 4 and 5 are reset. It is important to
remember that since b1 À b2 À b3 À b4 À b5 À (as shown in Table 2.1),
the outputs of stages 1 and 2 contribute the most to the output at any time.
Hence, if the integrators in stages 3, 4 and 5 are reset, they affect the output
to a very small extent.
The reference value with which the output of the second stage of the mod-
ulator is compared is is equal to twice the maximum input value [35], [36], [37].
This implies that if the input to the modulator is such that the output of the
second stage exceeds twice the maximum input value, the modulator will be
surely driven into saturation and hence destabilize. The resetting of the third,
forth and fifth stages leaves the modulator to be essentially a second order
topology, which is stable. Hence, the topology selectively switches between a
second and fifth order modulator to achieve a balance between stability and
high SNR.
2.5 Current SWL Algorithms
SWL systems are currently being extensively researched upon with the belief
that they will replace existing multi-bit systems due to their efficient hardware
implementation and massive cost savings. The DSP research group at RMIT
University has made the theory of many single-bit systems ready for applica-
tion. For instance, an efficient single-bit ternary filter has been proposed in
[38]. A single-bit narrowband bandpass digital filter and a single-bit resonator
are introduced in [39] and [40] respectively.
In [41] and [42], single-bit structures for a digital comb filter and a resonator
have been designed to suppress the harmonics in the new promising technol-
ogy of Power Line Communication (PLC). A single-bit ternary DC blocker is
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presented in [43] and [44]. The stability analysis of these structures has been
addressed in [45]. An adaptive LMS-like ternary filter is proposed in [46].
The above research work forms the basis of the design proposed in this the-
sis. The fundamental principles, practices, strategies and test methodologies
employed in the thesis are also inspired from the body of research presented
above. However, these systems have not been implemented on hardware yet,
which is the primary focus of the thesis. Implementation of a new SWL based
system viz. an SWL Class-D Amplifier is discussed in the following chap-
ters. As the amplifier is an SWL systems, the thesis also hopes to address the
implementation issues of all SWL systems.
2.6 Summary
A brief literature survey is conducted in this chapter on Class-D Amplifiers
and current SWL systems. The principle and operation of Class-D Amplifiers
is discussed. The current Class-D Amplifier implementation strategies from
[6] and [24] have also been reviewed to get the proposed work in perspective.
In [24], an analogue Class-D Amplifier system using an analogue version of
a Second Order Σ∆ Modulator is presented. It is used as a working model
for the proposed amplifier. A similar gate driver chip, power MOSFETs and
protection features presented in [24] have been incorporated in the proposed
SWL Class-D amplifier. However, as the SWL Class-D Amplifier is designed
for digital audio input, the design considerations are different.
The Class-D Amplifier system proposed in [6] uses a DSP processor, an
FPGA and an ADC to interface with the half-bridge and transistors in the
power stage. The use of these elements increases the complexity of design
and noise due to multiple domain conversions. Additionally, the FPGA used
to control the PWM operation uses sliding mode control theory, which is a
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multi-bit operation.
The Σ∆ Modulator was introduced and characterized. It is worth review-
ing that the order of the Σ∆ modulator and sampling frequency play a major
role in the noise shaping characteristics. The in-band quantization noise is re-
duced by 3(2M+1) dB for every doubling of the oversampling ratio. However,
modulators of order ≥ 2 are inherently unstable for practical applications [28]
and need negative feedback for stabilizing them. Current higher order archi-
tectures suitable for Class-D systems have been discussed and a Fifth Order
Σ∆ Modulator proposed by [35] and [37].
We can deduce from the chapter that there is a tremendous amount of re-
search being carried out in the areas of SWL systems and Class-D Amplifiers.
Amalgamation of the two research bodies will not only improve the perfor-
mance of Class-D Amplifiers by eliminating different processing elements, but
also add a member to the existing SWL algorithms, making them a stronger
contender to challenge multi-bit DSP systems. The proposed SWL Class-D
Amplifier is introduced, discussed, implemented and analyzed in later chap-
ters.
Chapter 3
The SWL Class-D Amplifier
3.1 Introduction
In this chapter, a digital Class-D Amplifier based on SWL techniques, to be
implemented on an FPGA is proposed. The main focus of this design is the
reduction of noise, a drawback of Class-D Amplifiers, by exploring the noise-
shaping characteristics of high order Σ∆ Modulators in the modulation stage.
The audio signal is retained in the digital single-bit domain until the out-
put stage of the amplifier, thus avoiding quantization noise due to multiple
conversions.
3.2 The SWL Class-D Amplifier
Class-D Amplifiers use PWM as the preferred modulation technique as it
achieves minimal noise due to its low pulse switching frequency. However,
PWM has not been suitable for high-end audio applications due to its low
SNR in audio frequency range (in-band). This is because quantization noise
in PWM systems is spread evenly across the band of the signal. Additionally,
the only method to lower the quantization noise is by increasing the number of
quantization levels, which would increase the number of bits used to represent
the signal. This would lead to more multi-bit multipliers resulting in inefficient
chip area utilization and lower speeds of operation.
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Σ∆ Modulation has not been considered competitive for high end audio
applications because of its higher output pulse rate which results in additional
noise [2]. However Σ∆M, in combination with oversampling can shift much of
the quantization noise out of audio spectrum, making them attractive for high
fidelity audio applications.
In the proposed design, the digital audio input signal is retained in the
single-bit domain throughout the processing stages. This ensures that dis-
tortion is reduced by eliminating multiple Analog-to-Digital and Digital-to-
Analog conversions. The implementation complexity is increased by incorpo-
rating DSP components on the FPGA, rather than using dedicated Digital
Signal Processors.
3.2.1 Principle of Operation
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Figure 3.1: Block Diagram of SWL Class-D Amplifier.
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Figure 3.1 shows the block diagram of the complete SWL Class-D Ampli-
fier. Although the scope of this thesis extends only to the DSP components
implemented within the FPGA, all the blocks of the design are discussed in the
following sections. Class-D Amplifiers need the input signal to be converted in
a single-bit signal, typically PWM. In traditional Class-D system implementa-
tions, the input signal is compared with a triangular wave of a frequency much
higher than the maximum input frequency. The difference signal is a PWM,
with the duty cycle proportional to the instantaneous input amplitude.
However in the proposed design, PWM is replaced by Fifth Order Σ∆Mod-
ulation to attain better SNR and lower distortion. The FPGA consists of the
DSP algorithm to convert the digital multi-bit input to a pair of complimen-
tary Σ∆ Modulated signals. The error amplifier, comparator and integrator
in [24] are replaced by equivalent single-bit operations that are implemented
within the FPGA.
As with the analogue Class-D Amplifier in [24], the output electronics is
made up of a pair of power MOSFETs, driven by a gate driver IC that ensures
proper operation of the MOSFETs. The MOSFETs amplify the bitstreams
from the FPGA to suitable voltage levels that can drive the speaker. An
analog Low Pass Filter (LPF) follows the MOSFETs to remove the carrier
frequency of the driving signal. In order to protect the amplifier from mal-
functioning, many sensors are connected throughout the output stage of the
amplifier. They sense the operating voltage, current, temperature of the cir-
cuit. Also, these sensors monitor for switching of the MOSFETs and presence
of any DC near the speaker coil.
Figure 3.2 shows the functional block diagram of the complete Class-D
amplifier. The Audio Input is read by the oversampling block at a very high
frequency, about 64 times the highest audio frequency. This oversampling
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Figure 3.2: Functional diagram of SWL Class-D Amplifier.
helps to compensate for loss of resolution due to harsh quantization at the
output of the Fifth Order Σ∆ Modulator. The Fifth Order Σ∆ Modulator
modulates the oversampled input to a single-bit Pulse Proportion Modulated
(PPM). The output of the Σ∆Modulator is also referred as smart PWM signal
since most of the noise during modulation of the input signal is shaped out of
the audio frequency range.
The Σ∆M signal from the Fifth Order Σ∆ Modulator switches at a very
high frequency due to the initial oversampling. If this signal is fed to the gate
driver IC at the output stage, it would result in the thermal breakdown of the
IC due its operating frequency specification being exceeded [10]. The Fifth
Order Σ∆M output is hence downsampled to 400 KHz for proper gate driver
IC operation.
There are two MOSFETs in the output stage of the amplifier, connected
in a push-pull configuration. They are switched ON alternately for complete
cycle conduction. This requires the downsampled Σ∆M signal to be converted
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to a complimentary pair of signals to drive the MOSFETs. However, if both
the MOSFETs are ON at the same time, the resulting shot-circuit current can
potentially damage the whole circuit. The period between a MOSFET turn-
ing OFF and another turning ON is called the “Dead Time” and is addressed
within the Synchronizer block.
A Finite State Machine (FSM) is designed to control the operation of the
amplifier. It checks for proper operating conditions for the circuit and stops
sampling the audio signal if any exceptions occur, ensuring safe and smooth
running of the amplifier. The Control FSM reads the flags from the sensors to
decide the current state of the amplifier.
Following sections describe the amplifier blocks in detail.
3.2.2 Audio Input
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Figure 3.3: Audio Input to the SWL Class-D Amplifier.
In the functional diagram, the audio input block highlighted in Figure 3.3
represents the input to be amplified. This can be any digital audio source such
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as a Computer or CD player, with output formats such as CDA, MP3, DVD
Audio etc. However, for the purpose of this amplifier implementation, PCM
encoded 16-bit words sampled at 44.1 KHz from an Audio CD are considered
as the input.
3.2.3 FPGA Components
The 64X Interpolator
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Figure 3.4: Audio Input to the SWL Class-D Amplifier.
As shown in Figure 3.4 The 64x Interpolator oversamples the input by
reading each input value 64 times. As stated earlier, oversampling compensates
for the resolution lost during harsh single-bit quantization in Σ∆ Modulators.
Oversampling, in combination with the high order Σ∆M, also helps achieve
a high SNR in the band of interest (audio). The interpolator increases the
frequency spectrum of the input signal from 44.1 KHz to 2.82 MHz.
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Figure 3.5: Σ∆M Block of the SWL Class-D Amplifier.
The Σ∆ Modulator
As shown in Figure 3.5, the Σ∆ Modulator performs the conversion of the
PCM signal to a bitstream as required by Class-D Amplifier design. The Σ∆
Modulator is a Digital-to-Analogue Converter (DAC) as it effectively trans-
forms a multi-bit signal to a PPM bitstream of 1’s and 0’s proportional to the
instantaneous amplitude of input signal. Generally, in order to retrieve the
original signal, the Σ∆ modulated bitstream is fed to an analogue LPF with
the cut-off frequency near the modulation frequency.
The Σ∆ modulated bitstream replaces the PWM signal in the traditional
Class-D Amplifier. This is done to reduce the noise entering the switching
stage, as Σ∆M shapes the quantization noise out of the band of interest (au-
dio). The noise is then filtered out by the low pass filter at the speaker end.
To get optimum fidelity and in-band SNR, it is important to select a high
order Σ∆ Modulator with a suitable oversampling ratio. As discussed in the
previous chapter, a Fifth Order Σ∆ Modulator with oversampling ratio of 64
is chosen to achieve high in-band SNR and high fidelity.
Chapter 3. The SWL Class-D Amplifier 33
The Downsampler
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Figure 3.6: Downsampling Block of the SWL Class-D Amplifier.
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Figure 3.7: Oversampling and Downsampling Ratios
As oversampling is an integral part of the noise-shaping characteristics of
Σ∆M, the output of the Σ∆ Modulator switches at a very high frequency. It
needs to be downsampled in order to be used in the output electronics stage.
According to [10], the gate driver IC used allows a maximum of 400 KHz
switching inputs. If the input frequency constantly exceeds this value, the
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maximum allowable junction temperature of the driver IC may be surpassed.
Hence, a component which takes the 2.82 MHz signal and downsamples it to
400 KHz is required (as shown in Figure 3.7). The oversampling and down-
sampling ratios are shown in Figure 3.6
The Synchronizer
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Figure 3.8: Synchronizer of the SWL Class-D Amplifier.
The downsampled Σ∆ modulated signal is single-bit and cannot drive two
MOSFETs in the output stage. As the transistors are in push-pull configura-
tion, the bitstream needs to converted to complimentary signals. This is done
in the Synchronizing block shown in Figure 3.8. A number of timing require-
ments imposed by the output electronics have to be implemented to ensure
desired operation. These requirements include a finite interval between the
switching of the complimentary signals to ensure that both transistors in the
output stage are not in the same state simultaneously.
If both the transistors are ON at the same time, a very high current that
Chapter 3. The SWL Class-D Amplifier 35
can potentially destroy the whole circuit, would pass through them. The time
delay required between switching of the transistors is represented by the Dead
Time block from [24] and is very crucial for proper operation of the amplifier.
Dead Time is also very important for the fidelity of the amplifier. The smaller
the Dead Time, the more uniform is the conduction at the outputs stage, re-
sulting in the output following the input changes faithfully.
The Control FSM
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Figure 3.9: Control FSM of the SWL Class-D Amplifier.
The SWL Class-D Amplifier uses a Control Finite State Machine (FSM)
as shown in Figure 3.9 to protect the output electronics from faults such as
component failure, excessive heating or presence of DC. Referring to the state
diagram shown in Figure 3.10, after the reset period, the FSM checks for
power by reading flags from different sensors. Before entering the Sample Au-
dio state, where it starts reading the PCM information, the FSM waits for a
finite number of clock pulses, which is a pre-requisite for proper functionality
of the driver IC [10].
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Figure 3.10: State Diagram of the Control FSM
The FSM constantly monitors the output signal to check for a number of
error conditions. If an error condition is triggered, it enters one of the fault
states, leading to the shutdown state. In the shutdown state, both MOSFETs
are turned off and the audio signal is no longer sampled. The basic error
conditions are over-voltage, over-current and over-temperature. A switching
error condition is triggered if either of the MOSFETs fail. A DC error condition
is triggered if DC is detected at the input of the speaker. This is to protect the
magnet-coil speaker from DC, which has the potential to destroy the speaker
voice-coil due to over-current (thus over-heating).
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Figure 3.11: Sensors and Signal Conditioning in the SWL Class-D Amplifier.
3.2.4 Sensors and Signal Conditioning Block
The ’Sensors and Signal Conditioning’ block, shown in Figure 3.11 consists of
sensors to determine various faults such as excess voltage, current, operating
temperature than desired value. Presence of DC current, switching faults of
the MOSFETs and other component failures are also monitored. The sensor
signals are conditioned to be fed to the FPGA. If faults such as over-voltage,
over-current, over-temperature, no switching of MOSFETs or presence of DC
near speaker coil occur, a the shut down pin of the driver IC is set, which
switches OFF the MOSFETs and to protects the whole circuit from failure.
Also, as evident from the Control FSM operation, if any of the fault condition
flag is raised, the shutdown state is reached where sampling of audio signal is
discontinued. The details of the sensor and signal conditioning block design is
beyond the scope of this dissertation.
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Figure 3.12: Switching and Output Stage of the SWL Class-D Amplifier.
3.2.5 Switching and Output Amplification
The Switching and Output stage of the SWL Class-D Amplifier is highlighted
in Figure 3.12. The Switching stage consists of an International Rectifier
IR2010 High and Low Side Driver, the functional diagram of which is shown
in Figure 3.13. It is a high power, high voltage, high speed power MOSFET
driver with independent high and low side referenced output channels. Logic
inputs are compatible with standard CMOS or LSTTL output, down to 3.0 V
logic.
The output drivers feature a high pulse current buffer stage designed for
minimum driver cross-conduction. Propagation delays are matched to simplify
use in high frequency applications. The floating channel is used to drive an
N-channel power MOSFET in the high side configuration which operates up to
200 volts. Proprietary High-Voltage Integrated Circuit (HVIC) and latch im-
mune CMOS technologies enable ruggedized monolithic construction. Figure
3.14 shows the output for different input combinations. The Shutdown Pin is
driven high if the Control FSM of the FPGA senses a fault. [10]
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Output amplification is required to amplify the differential bitstreams to
useful power levels for the speaker. The power MOSFETs are connected to a
high positive and negative voltage supply to achieve this. The LPF is tuned
around 400 KHz, the frequency of the bitstreams from the FPGA. The output
of the filter is the amplified audio signal represented by the 16-bit PCM Audio
Signal. The detailed design of the output block, LPF, MOSFETs is beyond
the scope of this dissertation.
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3.3 Summary
In this chapter an SWL Class-D Amplifier is introduced. The amplifier con-
sists of an FPGA to interface with the digital audio input signal, followed by a
gate driver chip and output electronics. The output circuit mainly consists of
an gate driver IC, power MOSFETs in push-pull configuration, LPF and the
speaker coil.
The FPGA reads the input signal at the rate of 64 times the maximum
input frequency. This oversampled signal is then Σ∆ modulated to a single
bitstream. The combination of Σ∆M and oversampling pushes much of the
quantization noise during modulation out of the audio range. The bitstream
is then downsampled to a lower frequency to avoid the thermal breakdown of
the gate driver chip due to the high switching rate. Finally, the bitstream is
conditioned into a complimentary signal to drive both the power MOSFETs
alternately.
Some sensors and analog signal conditioning is required between the output
electronics and the FPGA to feedback the sensed parameters to the amplifier
including operating temperature, voltage and current. A control circuit within
the FPGA reads these fedback values and carries out the function of protect-
ing the output MOSFETs and speaker coil. The next chapter discusses the
implementation details of the SWL Class-D Amplifier.
Chapter 4
FPGA Implementation of the SWL
Class-D Amplifier
4.1 Introduction
A digital Class-D Amplifier based on SWL techniques, to be implemented on a
FPGA was introduced in the previous chapter. The main focus of this chapter
is to discuss the implementation details of the design. The FPGA gets a digital
audio PCM encoded input from a source such as Audio CD and generates a
complimentary signal driving a gate driver IC connected to a pair of push-pull
MOSFETs, a LPF and the speaker coil.
4.2 Implementation
4.2.1 Implementation Platforms
VHSIC HDL is used to express the DSP components to be implemented on
the FPGA. The target device for the design is the Altera Cyclone II FPGA on
an Altera DE II Board. Each component implementation is discussed from a
digital design point of view and a section of VHDL code describing the block
is presented alongwith.
41
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Figure 4.1: Digital Implementation of the Oversampling Block
4.2.2 Oversampling Block
The oversampling block consists of a register clocked at the oversampling fre-
quency. The 16-bit input data sampled at 44.1 KHz is connected to the data
input of the register. Since, the oversampling rate is 64, the effective clocking
rate is 2.8224 MHz as shown in Figure 4.1.
4.2.3 The Fifth Order Σ∆M Implementation
The oversampled PCM signal is fed to the Fifth Order Σ∆ Modulator. The
design shown in Figure 4.2 was discussed to employ feedback and feedforward
techniques to achieve stability and good SNR in audio band. The digital im-
plementation of the design is shown in Figure 4.3.
The VHDL entity sigma_delta_5 of the design is shown in Figure 4.4. In
the code, ’clk’ is the System Clock, ’rst’ is the Asynchronous System Reset,
’pcm’ is the 16-bit oversampled PCM input switching at a frequency of 2.82
MHz, ’en_sdm’ is the enable signal from the Control FSM, which is pulled
down to disable the modulation process in case a fault is identified. The
single-bit Σ∆M output is ’sig_del5’.
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Figure 4.2: The Fifth-Order Σ∆ Modulator
The code uses Standard Logic (std_logic) as the type to represent the
clock, reset, enable and single-bit output signal. However, the oversampled
PCM input is of the Signed Standard Logic (signed) type, which is used to
express integers as positive (MSB = ’0’) and negative (MSB = ’1’, 2’s comple-
ment of magnitude), as is the case in PCM audio on CDs. Inherently, signed
standard logic behaves exactly like standard logic, except using sign extension
to express positive and negative integers.
As evident from Figure 4.3, the oversampled PCM input goes through many
adders, multipliers, dividers and is stripped down to single-bit. Hence, to carry
out these operations, the bit-width of the signal varies at all stages. Following
are VHDL codes for different functions carried out within the Σ∆ Modulator
and their brief description.
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Figure 4.3: Digital Implementation of the Fifth-Order Σ∆ Modulator
The flipflops in Figure 4.3 are expressed in VHDL using the code shown
in Figure 4.5. In the code above, ’sig_op1_d’, ’sig_op2_d’, ’sig_op3_d’,
’sig_op4_d’ and ’sig_op5_d’ are the registered outputs of the first, second,
third, fourth and fifth stage integrators/summing blocks respectively. The sig-
nals ’fb_del1’, ’fb_del3’ and ’fb_del4’ are the feedbacks to the first, third
and forth subtractor/delta stages. The signal ’sat_sd2’ indicates whether the
output of the second stage would saturate the third, fourth and fifth stages.
Output of the Adder-Signum block ’sgn_out’ is delayed by a clock to form the
input of the Digital-to-Digital Converter or the Single-Bit to Multi-Bit Con-
verter indicated by ’ddc_in’.
The System Reset is used to initialize the flipflops to a known state and
all the flipflops are synchronous to the system clock. In case the Control FSM
senses a fault, it pulls ’en_sdm’ low, ensuring all the flipflops are reset and
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-- LIBRARY DECLARATION
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_SIGNED.ALL;
entity sigma_del5 is
    Port 
( clk : in std_logic;     
-- Clock           
  rst : in std_logic;
-- Reset
             pcm : in signed (15 downto 0);
-- PCM Input
  en_sdm : in std_logic;                      
-- Enable SDM
           sig_del5  : out std_logic                    
-- SDM Ouput );         
end sigma_del5;
Figure 4.4: VHDL Entity of the Fifth Order Σ∆ Modulator
modulation is stalled. To ensure the Σ∆ Modulator is always stable, the out-
put of the second stage is compared with a set threshold (equal to twice the
maximum allowed input value), which if exceeded, destabilizes the modulator.
If ’sat_sd2’ is high, it indicates that the output of stage 2 of the Σ∆Modulator
is higher than the threshold, leading to the integrators of the further stages
are cleared to avoid saturation of the output.
The ’Sigma/Adder’ Blocks are expressed in VHDL as shown in Figure 4.6.
The input to the Sigma/ Adder blocks is 18-bit and the outputs are 19-bit, of
which the 18 MSBs are fedback to the integrator input. In VHDL, ’&’ is the
concatenation operator, whereas ’and’ is the logical gate.
Similarly, subtractor blocks are expressed as shown in 4.7. The input to
the ’Delta/Subtractor’ block is 16-bit and the output is 17-bit. As can be
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process (clk,rst)
begin
  if rst = '1' then
     sig_op1_d <= (others => '0'); -- Sigma Output 1 Delayed reset to 0 
     sig_op2_d <= (others => '0');  -- Sigma Output 2 Delayed reset to 0
     sig_op3_d <= (others => '0'); -- Sigma Output 3 Delayed reset to 0 
     sig_op4_d <= (others => '0');  -- Sigma Output 4 Delayed reset to 0
     sig_op5_d <= (others => '0'); -- Sigma Output 5 Delayed reset to 0   
     fb_del1   <= (others => '0'); -- Feedback Input to Subtractor 1 reset to 0 
     fb_del3   <= (others => '0'); -- Feedback Input to Subtractor 3 reset to 0 
     fb_del4   <= (others => '0'); -- Feedback Input to Subtractor 4 reset to 0 
  
     sat_sd2 <= '0';               -- Stage 2 Saturates  
     ddc_in    <= '0'; -- DDC Input
  elsif clk'event and clk = '1' then    
     if en_sdm= '1' then      
        sig_op1_d <= sig_op1;     -- Sigma Output 1 Delayed
      sig_op2_d <= sig_op2;     -- Sigma Output 2 Delayed        
        if sat_sd2 = '1' then   -- saturation at stage 2   
         sig_op3_d <= (others => '0'); -- Sigma Output 3 Delayed reset to 0 
         sig_op4_d <= (others => '0');  -- Sigma Output 4 Delayed reset to 0
         sig_op5_d <= (others => '0'); -- Sigma Output 5 Delayed reset to 0       
     else   
         sig_op3_d <= sig_op3;    -- Sigma Output 3 Delayed
         sig_op4_d <= sig_op4;    -- Sigma Output 4 Delayed
           sig_op5_d <= sig_op5;    -- Sigma Output 5 Delayed   
      end if;        
        sat_sd2 <= sig_op2_d(17) xor sig_op2_d(16); -- greater than abs |Vmax|   
      ddc_in  <= sgn_out;               -- sign of final sum
     else
         sig_op1_d <= (others => '0'); -- Sigma Output 1 Delayed reset to 0 
         sig_op2_d <= (others => '0');   -- Sigma Output 2 Delayed reset to 0
         sig_op3_d <= (others => '0'); -- Sigma Output 3 Delayed reset to 0 
         sig_op4_d <= (others => '0');   -- Sigma Output 4 Delayed reset to 0
         sig_op5_d <= (others => '0'); -- Sigma Output 5 Delayed reset to 0   
         fb_del1   <= (others => '0'); -- Feedback Input to Subtractor 1 reset to 0 
         fb_del3   <= (others => '0'); -- Feedback Input to Subtractor 3 reset to 0 
         fb_del4   <= (others => '0'); -- Feedback Input to Subtractor 4 reset to 0    
         sat_sd2 <= '0';               -- Stage 2 Saturates  
         ddc_in    <= '0'; -- DDC Input
     end if;
  end if;
end process;  
Figure 4.5: VHDL for Flipflops in the Fifth Order Σ∆ Modulator
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-- 1 st Stage Adder/Sigma
sig_op1 <= (del_op2(17) & del_op2) + (sig_op1_d(18) &  
sig_op1_d(18 downto 1));
-- 2 nd Stage Adder/Sigma
sig_op2 <= (sig_op1_d(18) & sig_op1_d(18 downto 1)) +  
(sig_op2_d(18) & sig_op2_d(18 downto 1));
--3 rd Stage Adder/Sigma
sig_op3 <= (del_op3(17) & del_op3) + (sig_op3_d(18) & 
sig_op3_d(18 downto 1));
-- 4 th Stage Adder/Sigma
sig_op4 <= (del_op4(17) & del_op4) + (sig_op4_d(18) & 
sig_op4_d(18 downto 1));
-- 5 th Stage Adder/Sigma
sig_op5 <= (sig_op4_d(18) & sig_op4_d(18 downto 1)) + 
(sig_op5_d(18) & sig_op5_d(18 downto 1));
Figure 4.6: VHDL for Adders in the Fifth Order Σ∆ Modulator
seen in Figure 4.3, there are two subtractors at the input stage viz. ’del_op1’
and ’del_op2’, and one each at inputs of stage two (’del_op3’) and three
(’del_op4’).
The ’Adder-Signum’ block is a mathematical operation of adding the out-
puts of the five Σ∆ stages and stripping all the bits of the sum except the
MSB (sign bit). This single-bit signal, delayed by one clock pulse, is the final
output of the modulator. The single-bit Σ∆Modulated signal is fedback to the
modulator through the ’Digital-to-Digital Converter’ (DDC) or the ’Single-Bit
to Multi-Bit Converter’. The DDC takes the input bit and considers it as the
sign of the output. The magnitude of the output is the maximum allowed
PCM input value. Refer to Truth Table of the DDC as shown in Table 4.1.
As shown in Figure 4.3, there are eight multi-bit multipliers in the design.
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-- Delta 1 
del_op1 <= (pcm(15) & pcm) – 
(fb_del1(15) & fb_del1);
-- Delta 2
del_op2 <= (del_op1(16) & del_op1) – 
(fb_del2(16) & fb_del2);
-- Delta 3
del_op3 <= (sig_op2_d(18 downto 2)) – 
(fb_del3(15) & fb_del3(15) & fb_del3);
--Delta 4
 del_op4 <= (sig_op3_d(18 downto 2)) – 
(fb_del4(15) & fb_del4(15) & fb_del4);  
Figure 4.7: VHDL for Subtractors in the Fifth Order Σ∆ Modulator
Table 4.1: DDC Truth Table
Input Bit Output Word
0 0111111111111111
1 1000000000000000
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Three of these multipliers are used for leaky negative feedback as a part of the
stabilization technique. Five multipliers are used to weigh the output of each
modulator stage and generate the final output as the sum of these weighted
signals. All these multipliers have a constant input as shown in Table 4.2.
Table 4.2: Constant Inputs of Multi-Bit Multipliers for Fifth Order Σ∆ Mod-
ulator Implementation
Constant Position Actual
Value Implemented
Value Error
a1 Feedback from stage 2 to Input 0.001 1/1000 0 %
a2 Feedback from stage 4 to stage 3 0.0015 1/667 0.05 %
a3 Feedback from stage 5 to stage 4 0.0017 1/588 0.05 %
b1 Stage 1 to Adder-Signum Block 547 547 -0.04 %
b2 Stage 2 to Adder-Signum Block 244 244 0 %
b3 Stage 3 to Adder-Signum Block 62.2 62 0.32 %
b4 Stage 4 to Adder-Signum Block 7.1 7 1.42 %
b5 Stage 5 to Adder-Signum Block 1 1 0 %
The constants can easily be rounded-off to the nearest integer for the 16-bit
resolution system without causing any significant errors. This allows the mul-
tipliers to be simpler in architecture, eliminating any floating point units. The
implemented values are shown in Table 4.2. Since a1, a2 and a3 are less than 1,
they can be seen as dividers instead to fixed point or floating point multipliers.
The multipliers and dividers used in the modulator have to be combinational
in nature to ensure proper operation. Any pipelined architecture like the pop-
ular shift-and-add approach for multiplier implementation would lead to errors
as the result is required in one clock cycle.
Multi-Bit Multipliers and Dividers
As stated earlier, the target device for the design is the Altera Cyclone II
FPGA on an Altera DE II Board. Hence we use Altera’s IP cores for multi-bit
combinational multipliers and dividers. Altera’s MegaWizard Plug-In Manager
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provides parameterizable megafunctions that are optimized for Altera device
architectures. Using megafunctions may offer more efficient logic synthesis and
device implementation than user-defined functions and saves design time.
The megacore function “lpm_mult” is used to design the multipliers as it
offers [47]:
• Parameterizable input data widths.
• Parameterizable output data widths to control the resolution of the prod-
uct.
• Ability to specify a constant value for the datab[] (2nd) input to optimize
implementation.
• Support for both signed and unsigned data representations.
• Options for implementation in dedicated or general hardware.
• Support for pipelining with parameterized output latency.
• Active high asynchronous clear input.
• Support for area versus speed trade-off.
The “lpm_mult” core is parameterized for implementing the “b1”, “b2”, “b3”
and “b4” multipliers by:
• Setting suitable input widths for all the four multipliers of the design.
• Setting the constant values “b1” , “b2”, “b3” and “b4” for datab[] inputs
of the multipliers.
• Using unsigned data representations to be consistent with the whole
design.
• Using the dedicated built-in 9 × 9 or 18 × 18 multipliers on the device
instead of gates for better performance.
• Setting the pipelined feature to OFF and ouput latency to Zero for all
the multipliers used in the design.
• Using the asynchronous reset the initialize all products to Zero.
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The “lpm_divide” megafunction is used to design the dividers as it offers
[48]:
• Parameterizable input data widths for the numerator and denominator
values.
• Support for both signed and unsigned data representation for the nu-
merator and denominator.
• Ability to specify positive remainder output.
• Support for pipelining with parameterizable output latency.
• Active high asynchronous clear and clock enable control inputs.
• Support for area versus speed trade-off.
The “lpt_divide” core is parameterized for implementing the “a1”, “a2” and
“a3” dividers by:
• Setting suitable input widths for all the three dividers of the design.
• Setting the constant values “a1”, “a2” and “a3” for denominator of the
dividers.
• Using unsigned data representations to be consistent with the whole
design.
• Setting the pipelined feature to OFF and output latency to Zero for all
the multipliers used in the design.
• Using the asynchronous reset the initialize all results to Zero.
4.2.4 Optimization of Σ∆ Implementation
As seen in the previous section, the implementation of the Fifth Order Σ∆M
requires many multipliers if the coefficients presented in [35] and [36] are used.
In order to optimize the design for FPGA implementation, the feed-forward
and feedback coefficients are approximated to their closest power-of-2 values as
shown in Table 4.3. This facilitates multiplication and division to be replaced
by bit-shifting, thus significantly reducing the logic required.
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Table 4.3: Optimization of the Fifth-Order Σ∆ Modulator Co-efficients.
Coefficient Actual Approx to % Abs RO
a1 0.001 1/1024 2.343%
a2 0.0015 1/512 30.2%
a3 0.0017 1/512 14.88%
b1 547 512 6.39%
b2 244 256 4.91%
b3 62.2 64 2.89%
b4 7.1 8 12.67%
b5 1 1 0%
The VHDL code for this implementation is shown in Figure 4.8. The func-
tion MULT is generic that reads the signed input value and the number of bits
it has to be shifted left to. For e.g. If the multiplier is 64, the input needs to
be shifted right by 6 bits to get the product. Since, the product retains the
sign of the input, signed extension is used to ensure accurate multiplication.
Since the input width is 18 and the maximum shift value is 9 (b1 = 512), the
product is 28 bits wide. The VHDL code for the divider is also shown in Figure
4.8. The inputs of the dividers (dividends) are right shifted by the number
of bits corresponding to the value of the divisor. The hardware optimization
achieved in terms of logic resources, speed of operation and are occupied is
significant and is discussed in the next chapter.
4.2.5 Downsampling Block
The downsampling block is used to ensure that the the output of the Σ∆
Modulator block is band limited to 400 KHz, the maximum input frequency
for the operating conditions (load resistance and operating voltage) without
exceeding the thermal limit of the drive chip [10]. In order to ensure that the
Σ∆ Modulated bitstream switches at a maximum of 400 KHz, it is natural
to try to sample the high frequency signal with a 400 KHz clock. However,
this would violate the Nyquist Sampling criteria. Additionally, there is a very
Chapter 4. FPGA Implementation of the SWL Class-D Amplifier 53
-- Multiply
-- fdbk co-effs 
constant b1: integer := 9; --log2(512);
constant b2: integer := 8; --log2(256);
constant b3: integer := 6; --log2(64);
constant b4: integer := 3; --log2(8);
constant b5: integer := 0; --log2(1);
-- Shifting Function
function MUL(A:SIGNED; SIZE: INTEGER)return SIGNED is
variable B: signed(27 downto 0);
begin
    B(27 downto (19+SIZE)):= (others => A(18));
 B((18+SIZE) downto SIZE) := A(18 downto 0);
 B((SIZE-1) downto 0) := (others => '0');  
return B;
end;
-- Products
 sum_in1 <= MUL(sig_op1_d,b1);
 sum_in2 <= MUL(sig_op2_d,b2);
 sum_in3 <= MUL(sig_op3_d,b3);
 sum_in4 <= MUL(sig_op4_d,b4);
 sum_in5(18 downto 0) <= sig_op5_d;          -- b5 = 1
 sum_in5(27 downto 19) <= (others => sig_op5_d(18));
------------------------------------------------------------------------------------------------
-- DIVISION
-- Feedback Input to Subtractor 1 (multiply by a1=1/1024) 
     fb_del1             <= (others => sig_op2_d(18)); 
     fb_del1(8 downto 0) <= sig_op2_d(18 downto 10);     
-- Feedback Input to Subtractor 3 (multiply by a2=1/512) 
      fb_del3             <= (others => sig_op4_d(18));
      fb_del3(9 downto 0) <= sig_op4_d(18 downto 9);   
-- Feedback Input to Subtractor 4 (multiply by a3=1/512) 
        fb_del4             <= (others => sig_op5_d(18));
fb_del4(9 downto 0) <= sig_op5_d(18 downto 9);
-------------------------------------------------------------------------------------------------
Figure 4.8: VHDL for Bit-Shifting to Multiply and Divide
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high probability that if the sampling flipflop is clocked at 400 KHz with the
input switching at 2.824 MHz, the flipflop would be driven into a metastable
state. In metastability, it is impossible to predict the output of a flipflop due
to set-up and hold time violations.
The downsampler is to achieve a 7:1 ratio for the input (2.824 MHz) to
output (400 KHz) frequency. The output is written only once for every seven
values of the input read. Hence, it can be viewed as an integrator or accumu-
lator, that reads the input pulses and outputs single-bit value according to the
accumulated sum. The VHDL implementation of the Downsampling block is
shown in Figure 4.9.
4.2.6 Synchronizer
Finally, the downsampled pulses are fed to the Synchronizer block. The output
has to be a complimentary signal and adheres to the dead time specification of
the driver chip [24]. The digital implementation of the synchronizer is shown
in Figure 4.10.
4.2.7 Control FSM
The Control FSM implementation in VHDL is shown Figure 4.11 and Figure
4.12. It takes in the flags for each fault detected from the ’Sensors and Signal
Conditioning’ Block and sets the current state of the amplifier. Initially, the
FSM checks for correct power and voltage levels by reading the flags from the
sensors. If the flags indicate normal operation, the amplifier samples the input
audio and modulates it. This Σ∆ modulated signal is fed to the synchronizer
block, which drives the gate driver IC and finally the power MOSFETs, LPF
and the speaker. If any of the fault conditions occur, the FSM shuts down the
driver IC, cutting OFF the MOSFETs and the audio is no longer sampled.
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entity dwn_samp is
    Port ( clk : in std_logic; -- Clock
           rst : in std_logic; -- Reset
           sdm_in : in std_logic; -- SD modulated Input
           dwn_sdm_out : out std_logic);-- Downsampled Output
end dwn_samp;
architecture Behavioral of dwn_samp is
signal cnt_samp: std_logic_vector(5 downto 0);
signal cnt,sum: std_logic_vector(2 downto 0);
begin
process(clk,rst)
begin
  if rst='1' then
     dwn_sdm_out <= '0'; 
  cnt <= (others => '0');-- Input Read Counter
  sum <= (others => '0');-- Sum of Inputs Read
  cnt_samp <= (others => '0');-- Sample Counter
  elsif clk'event and clk = '1' then
     cnt_samp <= cnt_samp + '1'; 
  if cnt_samp="111111" then -- if 64 samples read
     cnt <= (others => '0');-- reset input counter
     sum <= (others => '0');     -- reset sum
  elsif cnt = "110" then – if 7 samples read
        dwn_sdm_out <= sum(2);-- output the msb of sum
        cnt <= (others => '0');-- reset count
        if sdm_in= '1' then
            sum <= "001"; -- add the input sample to the sum
        else
        sum <= (others => '0');
             end if;
   else
        cnt <= cnt + '1';-- count the inputs
     sum <= sum + sdm_in; -- increment the sum
    end if;
end if;
end process;
end Behavioral;
Figure 4.9: VHDL for Downsampling Block
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Figure 4.10: Digital Implementation of the Synchronizer
4.2.8 Top Entity of SWL Class-D Amplifier
The aforementioned blocks viz. ’Oversampling Block’, ’Fifth Order Σ∆Modu-
lator’, ’Downsampling Block’, ’Synchronizer’ and ’Control FSM’ are connected
to form an entity that consists the DSP component of the SWL Class-D Am-
plifier. This design reads the Audio input, which in this case, is 16-bit PCM
encoded words at 44.1 KHz from a digital source such as an Audio CD and
processes it to generate a complimentary gate driver signal for the output tran-
sistors. The flags for over-current, over-voltage, over-temperature, switching
and DC faults from the sensors are read by the FSM on the FPGA and a Shut-
down output for the gate driver IC to protect the output stage of the amplifier.
The VHDL code for the entity is shown in Figure 4.13 and the architecture is
shown in Figure 4.14. Figure 4.15 shows the hierarchy of all VHDL files of the
Class-D Amplifier.
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entity classd_fsm is
    Port ( clk : in std_logic; -- clock
           rst : in std_logic; -- Reset
           flt_oc : in std_logic; -- Over current Fault
           flt_ov : in std_logic; -- Over Voltage Fault
           flt_ot : in std_logic; -- Temperature of Operation Exceeded
           flt_dc : in std_logic; -- DC Fault
           flt_sw : in std_logic; -- Switching Fault
           shut_down : out std_logic; -- SHUT DOWN Circuit
           en_samp : out std_logic); -- ENABLE SAMPLING AUDIO
end classd_fsm;
architecture Behavioral of classd_fsm is
type state is (init, chk_pwr, ocd, ovd, otd, wt_drv, samp, swf, dcp, 
sd); 
--------------------------------------------------------------
--Initial, Check Power, Over-Current Detected, Over-Voltage 
--Detected, Over Temperature Detected, Wait for Driver, Sample 
--Audio, Switching Fault, DC Present, Shut Down
--------------------------------------------------------------
signal p_st,n_st: state; -- Present and Next States
signal cnt_wt_drv: std_logic_vector(27 downto 0);
signal en_cnt: std_logic;
begin
seq:process(clk,rst)
begin
 if rst='1' then
    p_st <= init;
    cnt_wt_drv <= (others => '0');
 elsif clk'event and clk = '1' then
    p_st <= n_st;
    if en_cnt= '1' then
   cnt_wt_drv <= cnt_wt_drv + '1';
    end if;
 end if;
end process;
Figure 4.11: VHDL Code for CLASS-D Control FSM (Part I)
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comb:process(p_st,flt_oc,flt_ov,flt_ot,flt_dc,flt_sw)
begin
 n_st <= p_st;
 en_samp <= '0';
 shut_down <= '0';
 en_cnt    <= '0';
 case p_st is
when init =>
     n_st <= chk_pwr;
when chk_pwr =>
     n_st <= wt_drv;
when wt_drv =>
     en_cnt <= '1'; 
     if cnt_wt_drv="1111111111111111111111111111" then
         n_st <= samp;
     end if;
when samp =>  -- sampling
          en_samp <= '1';
     if flt_oc='1' then  -- fault OC
n_st <= ocd;
     elsif flt_ov='1' then  -- fault OV
n_st <= ovd;
     elsif flt_ot='1' then  -- fault OT
n_st <= otd;
     elsif flt_dc='1' then  -- fault DC
n_st <= dcp;
     elsif flt_sw='1' then  -- fault switching
n_st <= swf;           
     end if;
when ocd =>      -- OC detected
         n_st <= sd;
when ovd =>  -- OV detected
     n_st <= sd;
when otd =>  -- Temp Exceeded
       n_st <= sd;
when dcp =>  -- DC Present
     n_st <= sd;
        when swf =>  -- Switching Faulty
     n_st <= sd;
when sd =>  -- SHUT DOWN
       shut_down <= '1';
   end case;
 if flt_oc='1' then  -- fault OC
    n_st <= ocd;
 elsif flt_ov='1' then  -- fault OV
    n_st <= ovd;
 elsif flt_ot='1' then  -- fault OT
    n_st <= otd;
 elsif flt_dc='1' then  -- fault DC
    n_st <= dcp;
 elsif flt_sw='1' then  -- fault switching
    n_st <= swf;           
 end if;
end process;
end Behavioral;
Figure 4.12: VHDL Code for CLASS-D Control FSM (Part II)
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library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity class_d is
    Port ( clk : in std_logic; -- clock
           rst : in std_logic; -- Reset
   pcm : in signed (15 downto 0);  -- PCM Input
           flt_oc : in std_logic; -- Over current Fault
           flt_ov : in std_logic; -- Over Voltage Fault
           flt_ot : in std_logic; -- Temperature of Operation Exceeded
           flt_dc : in std_logic; -- DC Fault
           flt_sw : in std_logic; -- Switching Fault
   hi_out : out std_logic; -- Hi Side Output
   lo_out : out std_logic; -- Low Side Output
   shut_down : out std_logic -- SHUT DOWN Circuit
           );
end class_d;
architecture Behavioral of class_d is
component classd_fsm is -- FSM for controlling amp
    Port ( clk : in std_logic; -- clock
           rst : in std_logic; -- Reset
           flt_oc : in std_logic; -- Over current Fault
           flt_ov : in std_logic; -- Over Voltage Fault
           flt_ot : in std_logic; -- Temperature of Operation Exceeded
           flt_dc : in std_logic; -- DC Fault
           flt_sw : in std_logic; -- Switching Fault
           shut_down : out std_logic; -- SHUT DOWN Circuit
           en_samp : out std_logic); -- ENABLE SAMPLING AUDIO
end component;
component sdm_ds is -- sigma delta modulator with down sampler
    Port ( clk : in std_logic; -- clock
           rst : in std_logic; -- reset
   en_samp: in std_logic; -- enable audio sampling
           pcm_in : in signed(15 downto 0); -- PCM Input
           sig_del_ds : out std_logic); -- SDM DS output
end component;
component synchronize is
    Port ( clk : in std_logic; -- clock
           rst : in std_logic; -- reset
     sdm_ds_in : in std_logic; -- input from down sampler
   lo_out : out std_logic; -- Low Side O/P
           hi_out : out std_logic); -- Hi Side O/P
end component;
signal pcm_top: signed (15 downto 0);
signal clk_top, rst_top, flt_oc_top, flt_ov_top, flt_ot_top, flt_dc_top, flt_sw_top, 
en_samp_top: std_logic;
signal hi_out_top,lo_out_top,shut_down_top,sdm_ds_top: std_logic;
Figure 4.13: VHDL Code for CLASS-D Amplifier Top Entity
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begin
clk_top <= clk;
rst_top <= rst;
pcm_top <= pcm; -- PCM Input
flt_oc_top <= flt_oc;  -- FauLts
flt_ov_top <= flt_ov;
flt_ot_top <= flt_ot;
flt_dc_top <= flt_dc;
flt_sw_top <= flt_sw;
shut_down <= shut_down_top;  -- from FSM
hi_out <= hi_out_top;
lo_out <= lo_out_top;
fsm: classd_fsm 
Port Map ( clk => clk_top, -- clock
           rst => rst_top, -- Reset
           flt_oc => flt_oc_top, -- Over current Fault
           flt_ov => flt_ov_top, -- Over Voltage Fault
           flt_ot => flt_ot_top, -- Temperature of Operation Exceeded
           flt_dc => flt_dc_top, -- DC Fault
           flt_sw => flt_sw_top, -- Switching Fault
           shut_down => shut_down_top, -- SHUT DOWN Circuit
           en_samp => en_samp_top); -- ENABLE SAMPLING AUDIO
sdm5_ds: sdm_ds
port map (clk => clk_top, -- clock
          rst => rst_top, -- reset
  pcm_in => pcm_top, -- pcm input
  en_samp => en_samp_top, -- enable sampling
  sig_del_ds => sdm_ds_top -- downsampled sigma delta output
 );
  
sync: synchronize
port map ( clk => clk_top, -- clock
   rst => rst_top, -- reset
   sdm_ds_in => sdm_ds_top, -- downsampled sigma delta
   hi_out => hi_out_top, -- hi side output
   lo_out => lo_out_top -- low side output
  );
end Behavioral;
Figure 4.14: Architecture for the Class-D Amplifier Top Entity
Chapter 4. FPGA Implementation of the SWL Class-D Amplifier 61
DIV_A
1
DIV_A
2 DIV_A
MUL_B1 MUL_B2 MUL_B3 MUL_B4
SD5
SD5_DS
DSFSM
SYNC
CLASS_D
SD5.TXT PCM.TXT
Figure 4.15: Hierarchy of Class-D Amplifier DSP Components
4.3 Summary
In this chapter, the VHDL implementation of the DSP components of an SWL
Class-D Amplifier were discussed. The oversampling block is a 16-bit register
that samples the PCM encoded words at the rate of the oversampling rate
times their original frequency. This leads to the clock frequency being 2.824
MHz since the input is at 44.1 KHz and 64 is selected as the oversampling
ratio. This oversampled signal is fed to the Fifth Order Σ∆ Modulator.
The Fifth Order Modulator employs multi-bit adders, subtractors, flipflops,
multipliers and dividers in order to generate a single-bit signal that represents
the 16-bit oversampled PCM input. The digital equivalent of the modulator
and the VHDL code to express each block of the modulator was discussed.
The multiplier and divider blocks from Altera’s Megacore library were used
for initial implementation. The feedback and feedforward co-efficients were
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rounded off to the nearest power-of-2 values. This facilitates replacing mul-
tiplication and division with bit-shift operations, truly optimizing the SWL
system implementation.
The Downsampling Block follows the Σ∆ Modulator and is used to ensure
that the single-bit Σ∆ Modulated signal does not exceed the 400 KHz switch-
ing frequency. This is done to comply with the thermal characteristics of the
driver IC. The downsampling block is an integrator/accumulator that updates
the output value only once for every seven input values read. The VHDL code
of the Downsampling block was presented.
The Control FSM block is used to control the operation of the amplifier
and also protect the output stage. The ’Sensors and Signal Conditioning’ block
reads the values of voltage, current and temperature of the output stage and
compares them with the maximum allowed values. If these values are exceeded,
a flag is raised to the FPGA, which the Control FSM reads and shuts down
the driver chip and stops sampling the audio signal. The VHDL code for the
Control FSM implementation was also presented. The next chapter deals with
the testing of these designs. The unique testing strategy along with the results
are also discussed in detail.
Chapter 5
Performance Analysis of the SWL
Class-D Amplifier
5.1 Introduction
The DSP components of the SWL Class-D Amplifier were described in Chapter
3 and the VHDL codes used to express them are explained in Chapter 4. This
chapter describes the test strategies used for testing the design and the results
achieved. The testing includes VHDL test benches for individual blocks and
system level testing.
5.2 Test Strategy and Results
The methodology used to test the system uses a combination of Mentor Graph-
ics ModelSim simulations and MathWorks Matlab. As VHDL has an estab-
lished Text I/O interface, text files are the primary method for exchanging
data between the design and test vectors generated from MATLAB. The over-
sampling block is a simple clocked at the sampling frequency and needs no
testing. The testing of the Fifth Order Σ∆ Modulator is discussed in detail in
the next section.
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Figure 5.1: Modelsim Waveforms for the Fifth-Order Σ∆ Modulator
5.2.1 Fifth Order Σ∆ Modulator Testing
The Fifth Order Σ∆M functional testing is done using a VHDL test bench and
the Modelsim simulation waveforms are shown in 5.1. The 16-bit PCM input
is represented by ’pcm_t’ and the single-bit output by ’sig_del5_t’. From
the waveforms, it can be seen that whenever the output of the second stage
exceeds the threshold (double the maximum input value), the signal ’sat_sd2’
goes high, leading to the integrators in the third, fourth and fifth stage begin
reset to zero.
The flowchart of the methodology is shown in Figure 5.2. The basic test
signal generated by Matlab may be an audio frequency sine wave. The sine
wave is then oversampled at 64 times the maximum audio frequency (2.8224
MHz). Each oversampled value is then quantized to the PCM (16-bit signed)
format. This is done to test the Fifth-Order Σ∆M independently i.e without
the oversampling block. Figure 5.3 shows the MATLAB code used to generate
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Figure 5.2: Test Flow for the Fifth-Order Σ∆ Modulator
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the oversampled 16-bit PCM of a two-tone 5 KHz sine wave. These oversam-
pled 16-bit PCM values are then written to a text file. Figure 5.4 shows the
initial values of the text file generated by the code. The VHDL test bench
shown in Figure 5.5 and Figure 5.6 reads this text file and feeds it to the
Fifth-Order Σ∆ Modulator code, which is the DUT (Design Under Test).
The output of the VHDL test bench is then written to a text file shown
in Figure 5.7. The text file is fed to another MATLAB code, which is essen-
tially a fourth order low pass Butterworth filter, as shown in Figure 5.8. As a
Σ∆ Modulated signal can be demodulated by passing it through a LPF, the
output of the LPF code should be similar to the original audio signal. The
original sine wave, the Σ∆ Modulated signal and the demodulated Σ∆M wave
are shown in Figure 5.9.
From Figure 5.9, the original two-tone signal and the demodulated Σ∆
Modulated signal look similar. However, it can be seen that there is a time-
shift between the input wave and the output wave. This time-shift can be
attributed to the initial tracking delay of the Σ∆M, clearly visible in Figure
5.10. The Σ∆ Modulator takes a finite amount of time to track the input
signal. At start-up, the output is low due to all flipflops, adders, multipliers
and dividers are reset. As the input is applied, the flipflops, representing delay
elements, need a finite amount of clock cycles to reflect the true output. This
finite time interval separates the input and output.
The frequency response of the original input and demodulated output can
be seen in Figure 5.11. There are two peaks in the output response at the
same frequencies as the input, indicating that the input frequency components
have been reproduced. This is a very important feature for high fidelity ap-
plications. Along with the two peaks corresponding to the input, there is a
significant peak at DC or the zero frequency. This can be explained by ob-
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%%%% PCM.M %%%%
fo=5000 ; wo=2*pi*fo ;        % max input signal freq 5 Khz
Ts=1/(64*20000);                % sampling freq=64 X 20K                  
t=0:Ts:4999*Ts  ; 
N=length(t);                         % 5000 samples
fs=1/Ts  ; 
F=fs/N ; f=-fs/2:F:fs/2-F  ;  
w=2*pi*f  ;
A=2^ 14;
     g=A*[sin(wo*t) + sin(0.5*wo*t)];% 2-tone sinusoidal input
G=fftshift(fft(g))/fs;             % frequency domain of input
gi=int16(g);                          %16-bit integer
gb=dec2bin(gi,16);              % decimal to binary conversion
fid = fopen('pcm.txt', 'wt');  %open the file
gb_size = size(gb);
disp(gb_size);
for gb_array_1=1:gb_size(1)
    for gb_array_2=1:gb_size(2)
        tmp_data = gb(gb_array_1,gb_array_2);    
        if tmp_data==47 %% replacing / with 1
            tmp_data = 49;
        end;
         fprintf(fid, '%c', tmp_data);
    end;
        fprintf(fid, '\n');
end;
 
fprintf(fid, '%b\n', gb);
fclose(fid);   %close file
figure(1)
plot( ,g), grid on, title 'input to SDM';
Figure 5.3: Matlab Code to generate 16-bit PCM for an Oversampled 2-tone Sine
Wave
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0000000000000000
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0000110001111100
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0100000000000000
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Figure 5.4: 16-bit PCM for an Oversampled 2-tone Sine Wave
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ENTITY sig_del5_tst_vhd IS
END sig_del5_tst_vhd;
ARCHITECTURE behavior OF sig_del5_tst_vhd IS 
-- Component Declaration for the Unit Under Test (UUT)
COMPONENT sigma_del5
PORT(
clk : IN std_logic;
rst : IN std_logic;
pcm : IN signed(15 downto 0);          
sig_del5 : OUT std_logic
);
END COMPONENT;
--Inputs
SIGNAL clk_t,rst_t :  std_logic:= '1';      
SIGNAL pcm_t :  signed(15 downto 0) := (others=>'0');
--Outputs
SIGNAL sig_del5_t :  std_logic;
constant trst: time := 100 ns; -- reset time
constant tclk: time := 5 ns; -- clock interval
function SIGNED_2_STD_LOGIC(A:SIGNED; SIZE: 
INTEGER)return STD_LOGIC_VECTOR is
variable B: std_logic_vector(SIZE-1 downto 0);
begin
for i in 0 to SIZE-1 loop
    B(i) := A(i);
end loop;
return B;
end;
function STD_LOGIC_2_SIGNED(A:STD_LOGIC_VECTOR; SIZE: 
INTEGER)return SIGNED is
variable B: signed(SIZE-1 downto 0);
begin
for i in 0 to SIZE-1 loop
    B(i) := A(i);
end loop;
return B;
end;
Figure 5.5: VHDL Test Bench for the Fifth Order Σ∆ Modulator (Part I)
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BEGIN
-- Instantiate the Unit Under Test (UUT)
uut: sigma_del5 PORT MAP(
clk => clk_t,
rst => rst_t,
pcm => pcm_t,
sig_del5 => sig_del5_t
);
clk_t <= not clk_t after tclk;
rst_t <= '0' after trst;
seq: PROCESS (clk_t,rst_t)
file pcm_file: text open READ_MODE is "..\TEST\
pcm5.txt";
variable pcm_line: line;
variable vpcm: std_logic_vector(15 downto 0);
file bit_file:text open WRITE_MODE is "..\TEST\bit5.txt";
variable bit_line: line; 
variable bitop: std_logic;
BEGIN
if rst_t = '1' then
pcm_t <= (others => '0');
elsif clk_t'event and clk_t='0' then
readline(pcm_file,pcm_line);
read(pcm_line,vpcm);
pcm_t <= std_logic_2_signed(vpcm,16);
bitop := sig_del5_t;  
write(bit_line,bitop);
writeline(bit_file,bit_line);
end if;
end process;
--  End Test Bench 
END;
Figure 5.6: VHDL Test Bench for the Fifth Order Σ∆ Modulator (Part II)
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Figure 5.7: Output of the Fifth Order Σ∆ Modulator VHDL Test Bench
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%%%% LPF.M %%%%
clear 
fo=5000 ; wo=2*pi*fo ;        % input signal freq 5 Khz
Ts=1/(64*20000);     % sampling freq=64X20000                
t=0:Ts:4999*Ts  ; N=length(t); % 5000 samples
fs=1/Ts  ; 
F=fs/N ; f=-fs/2:F:fs/2-F  ;  
w=2*pi*f  ;
fib=fopen('sdm.txt', 'rt');   %open the file
counter = 1;
while 1
    tline = fgetl(fib);
    if ~ischar(tline), break
    end;  
    y(counter) = (tline -48);
    disp(counter);
    counter = counter + 1;
end
fclose(fib);   %close the file
Y=fftshift(fft(y))/fs;
wc=1.2*wo ;  %%% cutoff radian frequency
[num den]=butter(4,wc,'s') ; %%% analog LPF coefficients, 
4th-order
H=freqs(num,den,w);     %%% transfer function of that LPF
Yr=Y.*H ;     %%% output of the LPF
Yr=5*Yr ;
yr=ifft(fftshift(Yr))*fs ;  %% output signal at time domain
figure(2)
plot (w,Yr), grid on, title 'FD o/p of LPF';
Figure 5.8: Matlab Code for LPF to demodulate the Σ∆ Modulated wave
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Figure 5.9: Audio Input, Fifth Order Σ∆M Output and Demodulated Σ∆M Waves
Figure 5.10: Original Sine Input and Demodulated Σ∆M Output with Initial Track-
ing Delay
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Figure 5.11: Frequency Response of Original Input and Demodulated Σ∆M Output
serving the Σ∆ Modulator output. The Σ∆ Modulator output switches at a
very high frequency between -1 and +1, crossing the DC or zero value multiple
times. This zero crossing accumulation causes a DC component at the output
of the LPF. Also, small harmonics of the input frequencies can be observed at
the output due to the stop-band gain of the filter.
5.2.2 Testing for SNR
Figure 5.12 shows a 10 KHz input signal along with the demodulated Σ∆Mod-
ulator output which demonstrates the SNR performance of the system. The
SNR of the system is determined by comparing the SNR of the input signal
to the SNR of the demodulated output signal. By comparing these two SNR
values the true SNR of the system is deduced.
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Figure 5.12: SNR Comparision of the Original Input and Demodulated Σ∆M Out-
put
For instance, the five-run average of the in-band input SNR is 16.34 dB,
whilst the in-band output SNR averaged 16.45 dB. These results show that
the SDM reduces noise in the input signal band, by pushing it out of the band
of interest. This improved SNR can result in a lower distortion in the overall
amplifier performance, making it possible for Class-D Amplifiers to be used in
high fidelity systems.
In this simulation a DC blocker from [43] is incorporated to reflect the
complete system, the effects of which are apparent in that cancel the unwanted
DC component and further improve the SNR at the output.
5.3 Implementation on FPGA
The FPGA components of the SWL Class-D Amplifier are tested by writing
a 16-bit PCM file to a ROM on the FPGA and feeding the words from the
ROM file to the design. The interface is shown in Figure 5.13. The entity
’class_d_top’ connects the amplifier components to the ROM and generates
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Figure 5.13: Complete Amplifier Testing
a series of addresses to read the Audio PCM file from the ROM. The “ROM :
1 PORT” is an Altera Megacore function used for the ’class_d_rom’.
5.3.1 VHDL Compilation Flow
The VHDL design is compiled using Altera’s Quartus-II Tool. The flow of
compilation includes the following steps [50]:
• Analysis - Analysis is the initial syntax check that examines the logical
completeness and consistency of the project, and checks for boundary
connectivity and syntax errors (mistyped keywords in VHDL, or incor-
rect port names in entity instantiations).
• Synthesis - Synthesis performs logic synthesis to minimize the logic of
the design. The logic synthesis includes infering flipflops, latches and
state machines from "behavioral" languages, such as VHDL. In addition,
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the module replaces operators, such as + or -, with modules from the
Altera library of parameterized modules (LPM) functions, which are
optimized for Altera devices. Synthesis performs logic synthesis using
several algorithms to minimize gate count, remove redundant logic, and
use the device architecture as efficiently as possible.
The module also applies logic synthesis techniques to help implement
timing requirements for a project. As part of the logic minimization and
optimization process, logic and nodes in the project may be changed
or removed. Synthesis also creates state assignments for state machines
and makes choices that will minimize the number of resources used. It
also performs technology mapping to implement the design logic using
device resources such as logic elements. The technology mapping involves
grouping register and combinational resources into individual logic cell-
sized units. In addition, in device architectures with shareable expander
product terms, the number of logic cells and expander product terms is
balanced to use resources efficiently. Finally, it generates a single project
database integrating all the design files in a design.
• Fitter : Fitter, which is also known as the PowerFit Fitter, performs
place and route, also referred to as "fitting" in the Quartus II software.
Using the database that has been created by Analysis and Synthesis,
the Fitter matches the logic and timing requirements of the project with
the available resources of a device. It assigns each logic function to the
best logic cell location for routing and timing, and selects appropriate
interconnection paths and pin assignments. The fitter reads the user as-
signments such as maximum desired frequency, maximum area the design
can occupy, pin assignments, etc and incorporates these assignments in
the database. The Fitter attempts to match those resource assignments
with the resources on the devices, tries to meet any other constraints set
by the user, and then attempts to optimize the remaining logic in the
design. If no constraints are set on the design, the Fitter automatically
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optimizes it. If it cannot find a fit, the Fitter terminates compilation
and issues an error message.
• Assembler : The Assembler is the Compiler module that completes
project processing by generating a device programming image. When
Assembler is run on designs that target supported devices (Cyclone II,
MAX II, Stratix II), it generates the programming files. The Program-
mer Object Files and SRAM Object Files can then be processed by the
Quartus II Programmer and programming hardware to produce working
devices.
The compilation results at different stages can be viewed using netlist view-
ers. Behavioral netlist viewers such as Register Transfer Logic Viewer and
State Machine Viewer can be used to verify the implemented design, whereas
the Technology Netlist viewer shows the pre-map and post-map netlists. Fig-
ure 5.14 shows the first page of a 33 page post-mapped netlist and Figure 5.15
shows the last page. The netlist view can be hierarchial showing different de-
sign modules or flattened version, where all the boundaries between internal
designs are removed and the design is considered as one. The implemented
Control FSM is shown in State Machine Figure 5.16.
5.3.2 Synthesis and Compilation Results
The Fifth Order Σ∆M, Downsampler, Control FSM and the Synchronizer
were implemented on the Altera EP2C35F642C7 FPGA, which has 35,000
Logic Elements and other resources. The Device Utilization Summary is give
in Table 4.1:
5.3.3 Synthesis Results with Co-efficient Optimization
After the co-efficients are approximated to the nearest power-of-2 value, it is
estimated that all the multiplier and divider blocks will be eliminated. This is
reflected in the results shown in Table 4.2.
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Figure 5.14: Post-Mapped Flattened Technology Netlist - Page 1 of 33
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Figure 5.15: Post-Mapped Flattened Technology Netlist - Page 33 of 33
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Figure 5.16: The Implemented FSM (State Machine Viewer)
Table 5.1: Device Utilization With Actual Co-efficients.
Altera EP2C35
Resource Usage
Estimated Total Logic Elements 1416
Registers 178
I/O Pins 29
RAM Bits 32, 768
Maximum Frequency 26.42 MHz
Table 5.2: Device Utilization With Approximated Co-efficients.
Altera EP2C35
Resource Usage
Estimated Total Logic Elements 347
Registers 184
I/O Pins 29
RAM Bits 32, 768
Maximum Frequency 112.25 MHz
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The synthesis results with the original and approximated co-efficients are
shown in Table 4.3. With the actual coefficients for the Fifth order Σ∆M,
the design occupies a total of 173 Logic Array Blocks (LABs) and operates at
26.42 MHz, narrowly meeting the frequency requirements for 64x oversampling
of DVD Audio (24.57 MHz). However, with the approximated power-of-2 co-
efficients, only 29 LABs were used by the design and the maximum operating
frequency is 112.25 MHz. However, the number of registers used was slightly
less in the actual coefficient design due to the combinational nature of the
multipliers and dividers used.
Table 5.3: Synthesis Results With Actual and Approximated Co-efficients.
EP2C35 Resource Actual-Coeff Approx-Coeff Optimization
Logic Elements 1416 347 75.87%
Registers 178 184 -3.4%
M4Ks 8 8 0%
RAM Bits 32, 768 32, 768 0%
LABs 173 29 83.23%
Maximum Frequency 26.42 MHz 112.25 MHz 85.83 MHz
5.3.4 The Altera DE II Board
The design was downloaded on an Altera DE II board shown in Figure 5.17.
Some of the features of the Altera DE II Board include [49]:
• Altera Cyclone II 2C35 FPGA with 35000 LEs
• Altera Serial Configuration deivices (EPCS16) for Cyclone II 2C35
• USB Blaster built in on board for programming and user API controlling
• JTAG Mode and AS Mode are supported
• 8Mbyte (1M x 4 x 16) SDRAM
• 512K byte(256K X16) SRAM
• 4Mbyte Flash Memory
• SD Card Socket
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• 4 Push-button switches
• 18 DPDT switches
• 9 Green User LEDs
• 18 Red User LEDs
• 16 x 2 LCD Module
• 50MHz Oscillator and 27MHz Oscillator for external clock sources
• 24-bit CD-Quality Audio CODEC with line-in, line-out, and microphone-
in jacks
• VGA DAC (10-bit high-speed triple DACs) with VGA out connector
• TV Decoder (NTSC/PAL) and TV in connector
• 10/100 Ethernet Controller with socket.
• USB Host/Slave Controller with USB type A and type B connectors.
• RS-232 Transceiver and 9-pin connector
• PS/2 mouse/keyboard connector
• IrDA transceiver
• Two 40-pin Expansion Headers with diode protection
5.3.5 FPGA Output
The DE II board output is connected to a CRO via one of the 40-pin expansion
headers. The output is a complimentary Σ∆M signal as shown in Figure 5.18.
It also adheres to a dead time of 100 ns as set for the design. however, due to
FPGA’s re-programmable nature, this value can be changed to suit for better
fidelity.
5.4 Summary
The chapter dealt with VHDL testing and hardware implementation results of
the Class-D Amplifier DSP components. The test strategy for the Fifth Order
Σ∆M was introduced included using a combination of MATLAB and VHDL
Text I/O interface. A Matlab function is written to sample an audio signal,
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Figure 5.17: The DE II Board
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Figure 5.18: Output of the Synchronizer (FPGA) on a CRO
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quantize it to 16-bit PCM. Through a text file, this PCM signal is fed to the
Σ∆M VHDL design and its output is written to another text file. When the
output of the Σ∆M is fed to a MATLAB LPF function to demodulate the
signal, the original audio and demodulated output of the LPF function are
compared.The Matlab codes for the PCM Audio generation and demodulation
are discussed. The VHDL code for the test benches and the Modelsim Wave-
forms were also presented.
Similarly, the output is tested for SNR by comparing the input audio SNR
and demodulated signal SNR. It is found that the five-run average of the in-
band input SNR is 16.34 dB, whilst the in-band output SNR averaged 16.45
dB. This means that the input is modulated to a single-bit signal and demodu-
lated to the audio signal without adding much noise to it. This is the purpose
of implementing the fifth order Σ∆M in the modulation stage of the amplifier.
The DC component at the output of the LPF is eliminated using the single-bit
DC Blocker [43]
The VHDL compilation flow was discussed in detail. The netlists at dif-
ferent compilation stages were presented. The implementation results with
actual and approximated co-efficients were discussed and compared. It is ob-
served that the approximation of the co-efficients has resulted in about 75%
less hardware consumption (from 1416 LEs to 387 LEs) and excellent increase
in frequency of operation from 27 MHz to 112 MHz. The high frequency of
operation allows for commercial audio standards to be oversampled at even
higher rates.
The features of the Altera DE 2 board used for the project are briefly
outlined and finally the output of the FPGA is shown. In the next chapter,
concepts of media selectivity and re-configurability of the design are introduced
and explained in detail.
Chapter 6
The Re-Configurable SWL Class-D
Amplifier
6.1 Introduction
In the previous chapter, the Class-D Amplifier testing and implementation
details were discussed. This chapter introduces concepts of re-configurability
and media selectivity. Since the FPGA is an SRAM/Flash-based device, it can
easily be programmed and re-programmed by the end user. The end user can
benefit from the ongoing improvements in the DSP components of the design
without changing the hardware of the amplifier.
6.2 The SWL Class-D Amplifier with Media Se-
lectivity
The Functional Block Diagram of the Class-D Amplifier with Media Selectivity
is shown in Figure 6.1. The commercial audio input formats supported include
16-/18-/20-/24-bit with sampling rates of 32/44.1/48/88.2/96 /192 KHz from
media such as Audio CD, DVD Audio. For Super Audio CD (SACD), the Σ∆
Modulator stage is bypassed since the audio format on the disc is already a
Σ∆ Modulated bitstream.
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Figure 6.1: Functional Diagram: SWL Class-D Amplifier with Media Selectivity
The Oversampling Block or 64X Interpolator is clocked at one out of a
range of frequencies. A suitable input and oversampling frequency pair can be
selected as desired. These frequencies can be generated by using the Megacore
AlteraPLL. If the desired ratios are not supported, modulus-N counters can
be used to realize the required ratio. The other processing stages are similar
to the standard SWL Class-D Amplifier. The media selectivity can be take
a step further by allowing for a re-configurable modulation stage that can
allow different oversampling ratios to be chosen. Such an Σ∆ Modulator is
presented.
6.2.1 The Re-Configurable Σ∆ Modulator
The Σ∆ Modulator shown in Figure 6.2 can cater to all commercial audio
inputs as well as different oversampling ratios. The combination of input audio
format and oversampling ratio decide the clock frequency for the oversampling
block. The advantages of higher OSR on the SNR were discussed in Chapter
2. Figure 6.3 from [43] shows the effect of the oversampling rate on the SNR
improvement in SWL systems. As seen from the figure, as the oversampling
ratio increases, the output SNR is better for the same input SNR.
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Figure 6.2: The Re-Configurable Σ∆ Modulator
6.2.2 Re-configurable Downsampling Block
The input data width will vary according to the audio format, resulting in a
variable width of the ’Adder-Signum’ block output, but due to the single-bit
quantizer at of the Re-Configurable Σ∆ Modulator, the input to the down-
sampling block will be single-bit. However, due to the different oversampling
ratios, the switching frequency of this bitstream will range from 2.824 MHz to
24.576 MHz. The output of the downsampler cannot exceed 400 KHz due to
the gate driver IC limitation [10]. This would require a re-configurable down-
sampling block that can maintain the output at 400 KHz with varying input
frequencies. Figure 6.4 shows an example of the re-configurable downsampling
ratios for 44.1 KHz PCM beign oversampled at 64, 128 and 256 times its orig-
inal frequency.
6.2.3 Re-configurable Synchronizer Block
The Synchronizer block converts the downsampled bitstream into a compli-
mentary signal that drives the output MOSFETs. The delay between the
switching of the complimentary signals is controlled by the number of flipflops
in the path of the synchronizer and the clocking frequency of the flipflops. This
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Figure 6.3: SNR Improvement with Oversampling Ratios
switching delay decides the ’Dead Time’ of the amplifier.
As discussed earlier, the ’Dead Time’ is one of the most important param-
eters for a Class-D Amplifier. It is defined as the time between one of the
output MOSFETs turning OFF and another MOSFET turning ON. If dead
time is too high, the fidelity of the amplifier suffers as the output conduction
is discontinuous [5]. On the other hand, if the dead time is too low, both
the MOSFETs may turn ON at the same time, resulting in a very high short
circuit current passing through them.
In order to guarantee safe and high fidelity operation, the Synchronizer
Block is also designed re-configurable, where the number of flipflops in its
path will be decided by the operating frequency for a given ’Dead Time’ spec-
ification. This re-configurable synchronizer is shown in Figure 6.5.
The selection of the input media format, oversampling ratio and desired
dead time value will decide the overall architecture that will be implemented
Chapter 6. The Re-Configurable SWL Class-D Amplifier 91
64x  1/7 
44.1KHz
(Audio CD)
2.82MHz
(SDM)
400KHz
(Driver 
Chip)
5.64MHz
(SDM)
8.46MHz
(SDM)
Oversampling
128x 
192x 
Downsampling
1/14 
1/21 
Figure 6.4: Re-Configurable Oversampling and Downsampling Ratios
on the FPGA.
6.3 Dynamic Range Extension of SDM Sytems
An important issue in SDM-based systems is the dynamic range of the modu-
lator. A fixed step-size of value ∆ = 1, (1 is equivalent to the voltage supply in
case of the analogue SDM) is generally used. In case of the implemented SDM,
this value is 1 as DDC output is equal to the maximum input value. Any other
fixed value for ∆ can be implemented using simplified hardware as shown in
Figure 6.6, where only multiplexers are used instead of digital multipliers.
However, it is known [51] that a fixed step-size can cause serious errors.
If the quantization step ∆ is decreased to the limit that the slope of the DM
integrator (∆ / Ts ) is less than the slope of the input signal at some interval,
a slope-overload distortion will occur. This will intefere with the ability to the
DM to correctly encode the signal. On the other hand, if a large ∆, such that
the DM slope is much larger than the signal slope in some interval is used,
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Figure 6.5: The Re-Configurable Synchronizing Block
another kind of distortion called granular noise occurs. The solution for these
two problems is to use a DM with adaptive step-size.
One algorithm for adaptive step-size is given below:
∆n = ∆n−1Cd(n)d(n−1) (6.1)
where C > 1 is a constant that should be arranged to minimize error. The
above equation as shown in Figure 6.7 can easily be implemented using digital
hardware. Its performance in a 2nd-order SDM is given in Figure 6.8.
6.4 Summary
In the chapter, the re-configurable architecture of the SWL Class-D Amplifier
is presented. The SWL Class-D Amplifier is designed to support commer-
cial audio input formats such as 16-/18-/20-/24-bit with sampling rates of
32/44.1/48/88.2/96 /192 KHz from media such as Audio CD, DVD Audio
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Figure 6.6: Multiplication of SDM output by a K-bit constant step-size
and SACD. For Super Audio CD the audio format on the disc is a Σ∆ Modu-
lated bitstream.
The oversampling block is modified not only to cater for the commercial
media formats, but also support higher oversampling rates. This would result
in higher audio-band SNR and hence low distortion in the Amplifier. The
re-configurable implementation of the Σ∆ Modulator is then presented.
The Downsampling block needs to maintain its output frequency to 400
KHz. Although, with varying input formats and oversampling ratio, it is im-
possible to achieve this without having a re-configurable architecture of the
downsampling block. The Synchronizer is also implemented so as to achieve a
desired dead time specification for any given combination of input format and
oversampling ratio.
Finally, the problem of dynamic range limitation of Σ∆ Modulators is
discussed. An algorithm that can be employed to overcome the issue and its
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Figure 6.7: Implementation of Adaptive Step-Size for SDM
single-bit implementation is outlined along with. The results of the employed
algorithm on a Second Order Modulator are presented.
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Figure 6.8: Performance of 2nd-Order SDM with Adaptive Step-Size (C=0.7)
Chapter 7
Conclusions and Future Directions
A Short-Wordlength Class-D Amplifier for high fidelity audio systems has been
considered in this dissertation. In the first part, we have discussed the tra-
ditional Class-D Amplifiers and the proposed SWL Class-D Amplifier. The
SWL Class-D Amplifier is derived from the traditional Class-D Amplifier by
replacing the analogue components with equivalent DSP algorithms wherever
possible. In the second part of this dissertation, we dealt with the FPGA im-
plementation of the SWL Class-D Amplifier for audio applications. The VHDL
code for the various DSP components, including the Sigma-Delta Modulator
is discussed in detail. Finally, the features of adaptivity, media selectivity and
re-configurability were discussed.
7.1 Summary of Results
In Chapter 2, we reviewed the traditional Class-D Amplifier and studied its
operation. The most interesting aspect was discovering that the high efficiency
offered by Class-D Amplifiers is due to the output stage design. However, it
was concluded that high distortion is added during the modulation of the input
signal, which this project aims to reduce.
Pulse modulation techniques are used to modulate the audio input signal
to generate the driver signals for the power transistors in the output stage.
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Pulse Width Modulation is currently very popular because of its low switching
frequency and hence lower noise. However, its inability to provide suffcient
dynamic range and poor SNR in the band of interest have made researchers
explore other modulation techniques. Sigma-Delta Modulation has been pro-
posed to address this issue.
The Sigma-Delta Modulator was introduced and its ability to shape noise
was understood. The relationship between the oversampling rate, order of the
modulator and in-band SNR was discussed. A Fifth Order SDM with 64 times
oversampling was chosen to be implemented as the modulation stage of the
proposed SWL Amplifier. This high order stable SDM topology was employed
with the hope to minimize distortion introduced due to modulation of the in-
put audio signal.
Chapter 3 describes the SWL Class-D Amplifier blocks and operation. It
consists of an FPGA to interface with the digital audio input signal followed
by a gate driver chip and output electronics. The output circuit mainly con-
sists of a Low Pass Filter, power MOSFETs in push-pull configuration and the
speaker. The DSP components within the FPGA carry out the function of
producing the gate driver signals and are the main focus of the thesis. The
functions carried out include Sigma-Delta modulation of the input audio sig-
nal (including oversampling to shape the quantization noise out of audible
spectrum), conditoning the SDM bitstream to drive the gate driver IC, which
includes :
• Downsampling the bitstream from the Fifith Order SDM to 400 KHz to
avoid the thermal junction breakdown of the driver IC [10].
• Converting the single bitstream to a complimentary signals to drive two
MOSFETs in push-pull configuration.
• Introducing dead time in the complimentary signals viz. ensuring that
both the transistors are not ON at the same time.
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The FPGA also controls the operation of the amplifier and protects the
output transistors, LPF and speaker. Sensors are used between the output
stage and the FPGA to monitor faults such as over-current, over-voltage, over-
temperature, switching faults or presence of DC current. The signal from the
sensors is suitably conditioned before being fedback to the FPGA. A Control
State Machine is designed to ensure that the MOSFETs are turned OFF and
the audio signal is no longer modulated if any of these faults occur.
Alongwith the aid of Digital Designs and VHDL codes, implementation of
individual DSP blocks including the oversampling block, SDM, Downsampler,
Synchronizer and Control FSM have been discussed in detail in Chapter 4.
The oversampling block is a 16-bit register that samples the PCM encoded
words at the rate of the oversampling rate times their original frequency. This
leads to the clock frequency beign 2.824 MHz since the input is at 44.1 KHz
and 64 is selected as the oversampling ratio. This oversampled signal is fed to
the Fifth Order Σ∆ Modulator.
The Fifth Order Modulator employs multi-bit adders, subtractors, flipflops,
multipliers and dividers in order to generate a single-bit signal that represents
the 16-bit oversampled PCM input. The digital equivalent of the modulator
and the VHDL code to express each block of the modulator was discussed.
The Altera Cores used for multiplier and divider implementation were dis-
cussed in detail. The feedback and feedforward co-efficients were rounded off
to the nearest power-of-2 values. This resulted in elimination of multi-bit mul-
tipliers, truly optimizing the SWL system implementation.
The Downsampling Block follows the Σ∆ Modulator and is used to ensure
that the single-bit Σ∆M signal does not exceed the 400 KHz switching fre-
quency to ensure that the thermal junction charateristics of the driver IC are
respected. The downsampling block is an integrator/accumulator that updates
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the output value only once for every 7 input values read.
The Control FSM block is used to control the operation of the amplifier
and also protect the output stage. The Sensors and Signal Conditioning block
reads the values of voltage, current and temperature from the output stage
and compares them with the maximum allowed values. If these values are ex-
ceeded, a flag is raised to the FPGA, which the Control FSM reads and shuts
down the driver chip and stops sampling the audio signal. The VHDL code for
the Control FSM implementation and the downsampling block were presented.
In Chapter 5, the VHDL testing and hardware implementation results of
the Class-D Amplifier DSP components. The test strategy for the Fifth Order
Σ∆M was introduced included using a combination of MATLAB and VHDL
Text I/O interface. A Matlab function is written to sample an audio signal,
quantize it to 16-bit PCM. Through a text file, this PCM signal is fed to the
Σ∆M VHDL design and its output is written to another tet file. When the
output of the Σ∆M is fed to a MATLAB LPF function to demodulate the
signal, the original audio and demodulated output of the LPF function are
compared.The Matlab codes for the PCM Audio generation and demodulation
are discussed. The VHDL code for the test benches and the Modelsim Wave-
forms were also presented.
Similarly, the output is tested for SNR by comparing the input audio SNR
and demodulated signal SNR. It is found that the five-run average of the in-
band input SNR is 16.34 dB, whilst the in-band output SNR averaged 16.45
dB. This means that the input is modulated to a single-bit signal and demodu-
lated to the audio signal without adding much noise to it. This is the purpose
of implementing the fifth order Σ∆M in the modulation stage of the amplifier.
The DC component at the output of the LPF is eliminated using the single-bit
DC Blocker [43]
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The VHDL compilation flow was discussed in detail. The netlists at dif-
ferent compilation stages were presented. The implementation results with
actual and approximated co-efficients were discussed and compared. It is ob-
served that the approximation of the co-efficients has resulted in about 75%
less hardware consumption (from 1416 LEs to 387 LEs) and excellent increase
in frequency of operation from 27 MHz to 112 MHz. The high frequency of
operation allows for commercial audio standards to be oversampled at even
higher rates.The features of the Altera DE 2 board used for the project are
briefly outlined and finally the output of the FPGA on a CRO is shown.
In Chapter 6 a re-configurable architecture of the SWL Class-D Ampli-
fier is presented. The SWL Class-D Amplifier is designed to read commer-
cial audio input formats such as 16-/18-/20-/24-bit with sampling rates of
32/44.1/48/88.2/96 /192 KHz from media such as Audio CD, DVD Audio
and SACD, in which the audio itself is a Σ∆ Modulated bitstream.
The oversampling block is modified not only to cater for the commercial
media formats, but also support higher oversampling rates. This would result
in higher audio-band SNR and hence low distortion in the Amplifier. The
re-configurable implementation of the Σ∆ Modulator is then presented. The
Downsampling block needs to maintain its output frequency to 400 KHz. Al-
though, with varying input formats and oversampling ratio, it is impossible to
achieve this without having a re-configurable architecture of the downsampling
block. The Synchronizer is also implemented so as to achieve a desired dead
time specification for any given combination of input format and oversampling
ratio.
Finally, the problem of dynamic range limitation of Σ∆ Modulators is
discussed. An algorithm that can be employed to overcome the issue and its
single-bit implementation is outlined along with. The results of the employed
algorithm on a Second Order Modulator are presented.
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7.2 Future Directions
There are several areas in this dissertation that can be extended through fur-
ther research as follows:
• Real-Time Audio Testing is not discussed in the dissertation as it de-
pendant on the output electronics stage designing, which is beyond the
scope of this thesis. However, when the ’Switching and Output’ Block
and ’Sensors and Signal Conditioning’ Block are successfully designed, a
system level testing will provide valuable feedback to the designed sys-
tem. As the implementation platform is re-configurable, the changes, if
any required, would be smoothly implemented, in order to achieve the
desired performance levels.
• Implementation of Adaptive Higher Order Σ∆ Modulator As discussed
in the last chapter, dynamic range extension of the modulator can re-
sult in a significant improvement in the modulator performance. An
algorithm for adaptivity of step size is also presented for second order
modulator. Similarly, a higher order modulator with adaptive step size
can be designed and incorporated in the amplifier.
• Least-mean square (LMS) adaptivity is relevant due to the noise effects
and hence adaptive filter theory can be incorporated in future works.
• Using SDM’s with orders higher than 5 is possible, but there would be
more stability problems to handle. Luck can be a factor in choosing the
coefficients.
• Newer media standards and higher modulator topologies are bound to
arrive due to the growing research in the field of data conversion and
personal audio systems. This thesis has set a platform which can be used
to experiment with new architectures, design philosophies and ideas as
majority of the hardware is in software i.e., it is re-programmable, unlike
traditional hardware.
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